A fractional sample rate converter with parallelized multiphase output : algorithm and FPGA implementation
Shahabuddin, Shahriar; Manninen, Petri; Juntti, Markku (2022-06-17)
Shahabuddin, S., Manninen, P. & Juntti, M. A Fractional Sample Rate Converter with Parallelized Multiphase Output: Algorithm and FPGA Implementation. J Sign Process Syst 94, 1459–1469 (2022). https://doi.org/10.1007/s11265-022-01776-1
© The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2022. This is a post-peer-review, pre-copyedit version of an article published in J Sign Process Syst. The final authenticated version is available online at https://doi.org/10.1007/s11265-022-01776-1.
https://rightsstatements.org/vocab/InC/1.0/
https://urn.fi/URN:NBN:fi-fe2022080352588
Tiivistelmä
Abstract
Sample rate conversion is an essential scheme used in almost every radio design. Supporting sampling rates higher than the clock rates require parallel processing. In this paper, we propose an algorithm for a sample rate converter (SRC) with multiple parallel output phases so that the conversion ratio can be a fixed rational number. Due to the structure of the proposed algorithm, it is suitable for embedded platforms which are restricted by their clock frequency but require very high sample rates. A dual phase output variant of the proposed algorithm is simulated with a 400 MHz input signal to perform a 15/8 conversion. The test and verification of the SRC algorithm is presented with the aid of a design example. A VLSI architecture of the dual phase output SRC is implemented on a Virtex-7 field-programmable gate array (FPGA) and results are presented.
Kokoelmat
- Avoin saatavuus [37957]