Hyppää sisältöön
    • FI
    • ENG
  • FI
  • /
  • EN
OuluREPO – Oulun yliopiston julkaisuarkisto / University of Oulu repository
Näytä viite 
  •   OuluREPO etusivu
  • Oulun yliopisto
  • Avoin saatavuus
  • Näytä viite
  •   OuluREPO etusivu
  • Oulun yliopisto
  • Avoin saatavuus
  • Näytä viite
JavaScript is disabled for your browser. Some features of this site may not work without it.

Layout optimization techniques for \(r_{g}\) and, \(f_{max}\) of Cascode devices for mm wave applications

Shaheen, Rana A.; Rahkonen, Timo; Akbar, Rehman; Aikio, Janne P.; Sethi, Alok; Pärssinen, Aarno (2019-10-30)

 
Avaa tiedosto
nbnfi-fe202001071215.pdf (1021.Kt)
nbnfi-fe202001071215_meta.xml (40.01Kt)
nbnfi-fe202001071215_solr.xml (29.15Kt)
Lataukset: 

URL:
https://doi.org/10.1109/NORCHIP.2019.8906913

Shaheen, Rana A.
Rahkonen, Timo
Akbar, Rehman
Aikio, Janne P.
Sethi, Alok
Pärssinen, Aarno
Institute of Electrical and Electronics Engineers
30.10.2019

R. A. Shaheen, T. Rahkonen, R. Akbar, J. P. Aikio, A. Sethi and A. Pärssinen, "Layout Optimization Techniques for $r_{g}$ and, $f_{max}$ of Cascode Devices for mm Wave Applications," 2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC), Helsinki, Finland, 2019, pp. 1-4. doi: 10.1109/NORCHIP.2019.8906913

https://rightsstatements.org/vocab/InC/1.0/
© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
https://rightsstatements.org/vocab/InC/1.0/
doi:https://doi.org/10.1109/NORCHIP.2019.8906913
Näytä kaikki kuvailutiedot
Julkaisun pysyvä osoite on
https://urn.fi/URN:NBN:fi-fe202001071215
Tiivistelmä

Abstract

A common-source cascode device is commonly used in amplifier designs at RF/mmWave frequencies. In addition to intrinsic parasitic components, extrinsic components due to wiring and layout effects, also play an important role towards performance and accurate modelling of the devices. In this work, a comparison of two different layout techniques for cascode devices is presented, to reduce the extrinsic parasitic elements, such as gate resistance. A multi-gate or multi-port layout technique is proposed for optimizing the gate resistance \(r_{g}\). Two separate structures are designed and fabricated using 45nm CMOS SOI technology. Extracted values from measurement results show reduction of 10% in \(r_{g}\) of multi-gate layout technique compared to a conventional gate-above-device layout for cascode devices. However, conventional layout exhibits smaller gate to source and gate-to-drain capacitances which leads to better performance in terms of speed, i.e. \(f_{max}\).

Kokoelmat
  • Avoin saatavuus [38840]
oulurepo@oulu.fiOulun yliopiston kirjastoOuluCRISLaturiMuuntaja
SaavutettavuusselosteTietosuojailmoitusYlläpidon kirjautuminen
 

Selaa kokoelmaa

NimekkeetTekijätJulkaisuajatAsiasanatUusimmatSivukartta

Omat tiedot

Kirjaudu sisäänRekisteröidy
oulurepo@oulu.fiOulun yliopiston kirjastoOuluCRISLaturiMuuntaja
SaavutettavuusselosteTietosuojailmoitusYlläpidon kirjautuminen