Base station MIMO detector algorithm implementations

Hänninen, Tuomo; Yadegar Amin, Hamid; Juntti, Markku (2019-02-21)
 
Avaa tiedosto
Lataukset: 

URL:
https://doi.org/10.1109/ACSSC.2018.8645429

Hänninen, Tuomo
Yadegar Amin, Hamid
Juntti, Markku
Institute of Electrical and Electronics Engineers
21.02.2019

T. Hänninen, H. Y. Amin and M. Juntti, "Base Station MIMO Detector Algorithm Implementations," 2018 52nd Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, USA, 2018, pp. 195-198. doi: 10.1109/ACSSC.2018.8645429

https://rightsstatements.org/vocab/InC/1.0/
© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
https://rightsstatements.org/vocab/InC/1.0/
doi:https://doi.org/10.1109/ACSSC.2018.8645429
Näytä kaikki kuvailutiedot
Julkaisun pysyvä osoite on
https://urn.fi/URN:NBN:fi-fe2019101633286
Tiivistelmä

Abstract

In this paper, we implement a high throughput multiple-input multiple-output (MIMO) detector for single-carrier frequency-division multiple access (SC-FDMA) base station. High-level Synthesis (HLS) tool is used for implementing the algorithm on Xilinx Virtex and Zynq FPGAs. First, we compare the throughput performance and power consumption results of the different implementations. Second, we evaluate the quality of the results by comparing the HLS results to handwritten register-transfer level (RTL) implementations. In conclusion, the HLS tools have evolved into applicable implementation tools. Furthermore, the possible slight losses in the performance or design complexity with the HLS design method could be counteracted by choosing a higher category FPGA.

Kokoelmat