Optimizing inductorless static CML frequency dividers up to 23GHz output using 45nm CMOS PD-SOI
Hietanen, Mikko; Aikio, Janne; Sethi, Alok; Akbar, Rehman; Rahkonen, Timo; Pärssinen, Aarno (2019-10-30)
M. Hietanen, J. Aikio, A. Sethi, R. Akbar, T. Rahkonen and A. Pärssinen, "Optimizing Inductorless Static CML Frequency Dividers up to 23GHz Output Using 45nm CMOS PD-SOI," 2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC), Helsinki, Finland, 2019, pp. 1-4. doi: 10.1109/NORCHIP.2019.8906899
© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
https://rightsstatements.org/vocab/InC/1.0/
https://urn.fi/URN:NBN:fi-fe2019121748475
Tiivistelmä
Abstract
Two mmWave frequency dividers were designed, manufactured and measured using static current mode logic divider topology on 45nm CMOS PD-SOI technology. Dividers differ by flip-flop load, first divider uses resistive loads and second divider active PMOS loads. Achieved output referred frequency ranges cover 13—22GHz on the first divider and 8—23GHz on the second divider. Both dividers occupy small areas of $0.002\mathrm{mm}^{2}$ and $0.0017\mathrm{mm}^{2}$ respectively and dissipate only 10.3mW and 11mW from 1V supply. The broad tuning range, moderate speed, small area and I/Q output phases make this divider architecture an attractive option for sliding-IF transceiver topologies operating up to 69GHz carrier frequency and enable operation of PLL’s up to 46GHz.
Kokoelmat
- Avoin saatavuus [38358]