Speed up technique by pre-charging load capacitor in SC residue circuit
Sun, Jia; Rahkonen, Timo (2018-08-09)
J. Sun and T. Rahkonen, "Speed-Up Technique by Pre-Charging Load Capacitor in a SC Residue Circuit," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 4, pp. 522-526, April 2019. doi: 10.1109/TCSII.2018.2864596
© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
https://rightsstatements.org/vocab/InC/1.0/
https://urn.fi/URN:NBN:fi-fe201901021121
Tiivistelmä
Abstract
A novel passive charge re-distribution technique for switched capacitor residue circuits used in pipeline analog to digital converters is presented. It is based on pre-charging the load capacitor to the proper voltage during the previous phase, connecting the pre-charged load capacitor to the output of the Operational Trans-conductance Amplifiers (OTA) during the evaluation phase, and hence pulling the charge so that the initial voltage step in the OTA input is instantaneously minimized. The OTA therefore skips the slew region, and enters into the linear settling region, leaving just a minor charge to be moved by the OTA. A double sampling, OTA sharing SC residue with 1.5-bit MDAC is designed using 90-nm generic CMOS PDK with 1.2-V supply voltage. Simulation results of a 10-bit, 100 MS/s SC residue with proposed technique show that the conversion rate can be increased over 30% compared to the conventional SC residue circuit.
Kokoelmat
- Avoin saatavuus [38670]