

Rana Azhar Shaheen

DESIGN ASPECTS OF MILLIMETER WAVE MULTIBAND FRONT-ENDS

UNIVERSITY OF OULU GRADUATE SCHOOL;
UNIVERSITY OF OULU,
FACULTY OF INFORMATION TECHNOLOGY AND ELECTRICAL ENGINEERING



ACTA UNIVERSITATIS OULUENSIS
C Technica 810

RANA AZHAR SHAHEEN

**DESIGN ASPECTS OF MILLIMETER
WAVE MULTIBAND FRONT-ENDS**

Academic dissertation to be presented with the assent of the Doctoral Training Committee of Information Technology and Electrical Engineering of the University of Oulu for public defence in Auditorium F202 of the Faculty of Medicine (Aapistie 5 B), on 17 November 2021, at 12 noon

UNIVERSITY OF OULU, OULU 2021

Copyright © 2021
Acta Univ. Oul. C 810, 2021

Supervised by
Professor Aarno Pärssinen

Reviewed by
Professor Mark Ingels
Professor Andrea Mazzanti

Opponent
Associate Professor Markus Törmänen

ISBN 978-952-62-3115-0 (Paperback)
ISBN 978-952-62-3116-7 (PDF)

ISSN 0355-3213 (Printed)
ISSN 1796-2226 (Online)

Cover Design
Raimo Ahonen

PUNAMUSTA
TAMPERE 2021

Shaheen, Rana Azhar, Design aspects of millimeter wave multiband front-ends.

University of Oulu Graduate School; University of Oulu, Faculty of Information Technology and Electrical Engineering

Acta Univ. Oul. C 810, 2021

University of Oulu, P.O. Box 8000, FI-90014 University of Oulu, Finland

Abstract

Multiple millimeter-wave (mmWave) frequency bands allocated for fifth generation (5G) mobile communication systems by the 3rd Generation Partnership Project (3GPP) standard have created the needs to develop multi-band mmWave receiver front-end systems. The required multiband operation can be achieved by one of the following ways: by utilizing a very broadband receiver, utilizing band specific receivers, which are selected using an external switch, or by utilizing a receiver where the center frequency can be changed by a programmable configuration.

The design aspects presented in this thesis are targeted primarily for integrated solutions of narrow-band and multi-band phased array receiver front-end designs for 5G mmWave systems. However, each of these are studied from a different perspective. To understand the implementation complexity, a fully integrated four elements receiver phased array front-end employing analog beamforming technique is designed. The design of an off-chip input matching circuit based on non-uniform transmission line (NUTL) segments is demonstrated, which transforms the reactive input impedance of the low noise amplifier (LNA) to real 50 Ohms with a sufficient bandwidth. The implemented receiver front-end supports two simultaneous data streams to facilitate multiple input multiple output (MIMO) processing. A comparison study is presented on the design of two different layout styles for cascode-connected active devices to optimize the device performance for mmWave frequency systems. The efficient design techniques of silicon-based passive devices and their accurate electromagnetic modelling methodology are presented. Moreover, design challenges and architecture limitations in the design of mmWave narrowband and frequency reconfigurable multi-band LNAs are also discussed in this thesis. Further details of these contributions are articulated in the author's original publications I-VIII.

Keywords: 5G, LNA, mmWave, phased array

Shaheen, Rana Azhar, Monikanavaisten millimetriaaltoetupäiden suunnittelu- näkökulmia

Oulun yliopiston tutkijakoulu; Tieto- ja sähkötekniikan tiedekunta

Acta Univ. Oul. C 810, 2021

Oulun yliopisto, PL 8000, 90014 Oulun yliopisto

Tiivistelmä

3GPP (3rd Generation Partnership Project) on allokoitunut useita millimetriaallon (mm-alueen) taajuuskaistoja viidennen sukupolven (5G) matkaviestinkäyttöön, ja tämä on luonut tarpeen monikaistaisten mm-aaltoalueen radioiden kehittämiseksi. Monikaistainen radiovastaanotin voidaan toteuttaa vaihtoehtoisesti laajakaistaisella vastaanottimella, ulkoisesti valittavilla kapeakaistaisilla vastaanottimilla, tai vastaanotinrakenteella, jonka keskitaajuutta voidaan muuttaa ohjelmallisella konfiguroinnilla.

Tässä väitöstyössä keskityttiin integroitujen kapeakaistaisten ja monikaistaisten vastaanottimien toteuttamiseen 5G mm-alueen taajuuskaistoille. Työ koostuu kahdeksasta osajulkaisusta, jotka tutkivat asiaa eri suunnista. Kokonaisen järjestelmän kompleksisuuden ymmärtämiseksi suunniteltiin täysin integroitu nelikanavainen radiovastaanotin, joka soveltuu keilanmuodostukseen ja MIMO-vastaanottoon. Kyseisen radiopiirin matalakohinaisille esivahvistimille suunniteltiin laajakaistainen tulosovitus käyttäen epähomogeenisia siirtolinjoja. Kahden erilaisen integroidun piirikuvion vaikutusta kaskadikytettyjen vahvistimien ominaisuuksiin vertailtiin työssä. Sähkömagneettiseen mallinnukseen tärkeyttä ja erilaisia toteutustapoja tutkittiin integroitujen piirien passiivikomponenttien avulla. Lopuksi toteutettiin sekä laajakaistainen että keskitaajuudeltaan konfiguroitava matalakohinainen esivahvistin, ja vertailtiin niiden suorituskykyjä.

Asiasanat: 5G, mm-aaltoalue, pienikohinainen vahvistin, vaiheistettu antenni

*For their love and deep affections
with me, this thesis is dedicated to my late
Khala and Mamon who lost their life due
to COVID-19*

Preface

The research work presented in this thesis was carried out at the Center for Wireless Communication, Radio Technologies (CWC-RT) unit at the University of Oulu, Finland during 2015-2019. I would like to present my special thanks to Professor Aarno Pärssinen for providing me with an opportunity to pursue my PhD degree in his research group. I sincerely appreciate his guidance throughout this thesis work.

I would like to thank the reviewers of this thesis, Professor Mark Ingels from Delft University, The Netherlands, and Professor Andrea Mazzanti from the University of Pavia, Italy, who helped me to improve the readability and quality of this thesis. I also thank the members of my follow-up group, Dr. Tarmo Ruotsalainen, Dr. Markus Berg and Dr. Jussi Nissinen, who guided me through the right process of the PhD degree at the University of Oulu.

I want to express my sincere gratitude to Professor Timo Rahkonen for offering his support throughout my PhD degree. He guided me in each and every step of my PhD and taught me many things in the world of RFIC design. I would like to thank my colleagues in CWC-RT especially Rehman Akbar with whom I worked in multiple projects. Our coffee discussions were always mesmerizing which I miss very much. I would also like to thank my other colleagues, Mr. Alok Sethi, Dr. Janne Aikio, Mr. Nuutti Tervo, Dr. Olli Kursu and Mr. Mikko Hietanen, for all the discussions, coordination and technical support during my PhD degree. I would also like to thank Dr. Marko Leinonen, Mr. Risto Vuotoniemi and Mr. Matti Polojarvi for their technical support in the Lab measurements during my research work.

I am thankful to all my friends in Oulu with whom I spent memorable moments during daily coffee meetups and various gathering events including sports sessions. Haresh Kumar and Zeeshan Asghar have always been very supportive in all the matters and they encourage me during difficult times of my PhD. For Haresh, I would like to quote, "Not all brothers are siblings". In addition, I would like to thank Ijaz Ahmad, Asadullah Javed, Salman Qayyum, Muzzamil, Irfan Khan, Mudassir Chaudhary, Nauman Bashir, Asif and Irtiza for all the good times, fruitful discussions, sports sessions and delicious food gatherings. I am also thankful to Mr. and Mrs. Saad Saud for all the pleasant moments we have spent together.

I would like to acknowledge the NOKIA Foundation and the Tauno Tönning Foundation for the financial support for this thesis.

In addition, I would like to extend my deepest gratitude towards my family back in Pakistan. Thank you my dearest Ammi ji, Abu ji (late), Paji Tariq, Paji Zulfiqar, Zahida

and Shahida for all of your support and guidance throughout my life. Paji Tariq has a special place in my life who has always supported me unprecedentedly, anytime and everywhere. Thank you Paji for this. All what I have been able to achieve would have never been possible without your support and prayers.

Finally, I would like to thank my wife Maryam for the continuous support you have provided me during these years, and especially for taking care of our children (Dua and Rehan) single-handedly during the long working hours due to various tape-outs. Without your support, it would have been very difficult to achieve this goal.

List of abbreviations

5G	<i>Fifth generation</i>
mmWave	<i>Millimeter Wave</i>
RF	<i>Radio frequency</i>
GHz	<i>Giga hertz</i>
IC	<i>Integrated circuit</i>
Si	<i>Silicon</i>
GaAs	<i>Gallium arsenide</i>
SiGe	<i>Silicon germanium</i>
CMOS	<i>Complementary metal oxide semiconductor</i>
BiCMOS	<i>Bipolar complementary metal oxide semiconductor</i>
SOI	<i>Silicon on insulator</i>
5G-NR	<i>5G New Radio</i>
WoW	<i>Way of working</i>
RFIC	<i>Radio frequency integrated circuit</i>
LTE	<i>Long term evolution</i>
4G	<i>Fourth generation</i>
FE	<i>Front-end</i>
LNA	<i>Low noise amplifier</i>
LO	<i>Local oscillator</i>
MIMO	<i>Multiple input multiple output</i>
MG	<i>Multi-gate</i>
NMOS	<i>N-type metal-oxide-semiconductor</i>
CPW	<i>Co-planar waveguide</i>
IL	<i>Insertion loss</i>
nm	<i>Nano meter</i>
LTE-A	<i>LTE-Advanced</i>
OFDMA	<i>Orthogonal Frequency Division Multiple Access</i>
QAM	<i>Quadrature amplitude modulation</i>
SNR	<i>Signal-to-noise ratio</i>
BW	<i>Bandwidth</i>
Gbps	<i>Giga bits per second</i>
FSPL	<i>Free space path loss</i>
λ	<i>Wavelength</i>
ϕ_{in}	<i>Incident angle</i>

τ	<i>Time delay</i>
c	<i>Speed of light</i>
ω	<i>Angular frequency</i>
f	<i>Frequency</i>
AF	<i>Array factor</i>
F	<i>Noise factor</i>
NF	<i>Noise figure</i>
BB	<i>Baseband</i>
IF	<i>Intermediate frequency</i>
DBF	<i>Digital beamforming</i>
HBF	<i>Hybrid beamforming</i>
PCB	<i>Printed circuit board</i>
VM	<i>Vector modulator</i>
μm	<i>Micro meter</i>
NUTL	<i>Non-uniform transmission line</i>
VGA	<i>Variable gain amplifier</i>
AC	<i>Alternate current</i>
PA	<i>Power amplifier</i>
PAE	<i>Power added efficiency</i>
MOSFET	<i>Metal oxide semiconductor field effect transistor</i>
f_t	<i>Cutoff frequency of a transistor</i>
f_{max}	<i>Maximum oscillation frequency of a transistor</i>
g_m	<i>Transconductance</i>
C_{gg}	<i>Gate capacitance of a transistor</i>
C_{gs}	<i>Gate to source capacitance</i>
C_{gd}	<i>Gate to drain capacitance</i>
r_g	<i>Gate resistance</i>
BOX	<i>Buried oxide</i>
HR	<i>High resistivity</i>
SiO_2	<i>Silicon oxide</i>
PCS	<i>Parasitic surface conduction</i>
PDK	<i>Process design kit</i>
SFR	<i>Self-resonant frequency</i>
L	<i>Inductance</i>
Q	<i>Quality factor</i>
σ	<i>Skin effect</i>
EM	<i>Electromagnetic</i>

DBF	<i>Digital beamforming</i>
DBF	<i>Hybrid beamforming</i>
MoM	<i>Moment of methods</i>
FEM	<i>Finite element method</i>
2.5D	<i>Two and half dimensions</i>
3D	<i>Three dimensions</i>
DUT	<i>Device-under-test</i>
y_{11}	<i>Input admittance</i>
MGR	<i>Metal ground ring</i>
MIM	<i>Metal-insulator-metal</i>
L_p	<i>Primary inductance of a transformer</i>
L_s	<i>Secondary inductance of a transformer</i>
k	<i>Mutual coupling between primary and secondary coils of a transformer</i>
f_L	<i>Lower resonance frequency of a transformer-based resonator</i>
f_H	<i>Higher resonance frequency of a transformer-based resonator</i>
RTPS	<i>Reflection type phase shifters</i>
$\lambda/4$	<i>Quarter wavelength</i>
FR-LNA	<i>Frequency reconfigurable LNA</i>

List of original publications

This thesis consists of an overview and of the following publications which are referred to in the text by their Roman numerals I-VIII.

- I R. A. Shaheen, R. Akbar, A. Sethi, J. P. Aikio, T. Rahkonen and A. Pärssinen, "A 45nm CMOS SOI, four element phased array receiver supporting two MIMO channels for 5G," 2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC), Linköping, 2017, pp. 1-4
- II Shaheen, R.A., Akbar, R., Sethi, A. et al. A fully integrated 42 element CMOS RF phased array receiver for 5G. *Analog Integr Circ Sig Process* 98, 429–440 (2019)
- III R. A. Shaheen et al., "A simultaneous wideband impedance matching and bandpass filtering technique using NUTL segments at 15 GHz," 2018 IEEE Topical Conference on Wireless Sensors and Sensor Networks (WiSNet), Anaheim, CA, 2018, pp. 70-72
- IV R. A. Shaheen, R. Akbar, T. Rahkonen, J. Aikio, A. Sethi and A. Pärssinen, "A Differential Reflection-Type Phase Shifter Based on CPW Coupled-Line Coupler in 45nm CMOS SOI," 2019 16th International Symposium on Wireless Communication Systems (ISWCS), Oulu, Finland, 2019, pp. 558-561
- V R. A. Shaheen, T. Rahkonen, R. Akbar, A. Sethi and A. Pärssinen, "A Fully Differential Single-Stage Four-way mmWave Power Combiner for Phased Array 5G Systems," 2019 16th International Symposium on Wireless Communication Systems (ISWCS), Oulu, Finland, 2019, pp. 562-565
- VI R. A. Shaheen, T. Rahkonen, R. Akbar, J. P. Aikio, A. Sethi and A. Pärssinen, "Layout Optimization Techniques for r_g and f_{max} of Cascode Devices for mm Wave Applications," 2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC), Helsinki, Finland, 2019, pp. 1-4
- VII Shaheen, R.A., Rahkonen, T. Pärssinen, A. Design of a 40 GHz low noise amplifier using multigate technique for cascode devices. *Analog Integr Circ Sig Process* 105, 347–357 (2020)
- VIII R. A. Shaheen, T. Rahkonen and A. Pärssinen, "Millimeter-wave Frequency Reconfigurable Low Noise Amplifiers for 5G," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 68, no. 2, pp. 642-646, Feb. 2021

Contents

Abstract	
Tiivistelmä	
Preface	9
List of abbreviations	11
List of original publications	15
Contents	17
1 Introduction	19
1.1 Background	19
1.2 Objectives and research targets	20
1.3 Contributions in original publications	22
1.4 Organization of the thesis	23
2 Integrated circuit design techniques for millimeter-wave applications	25
2.1 Overview	25
2.2 Phased arrays	26
2.3 Phased array receiver	27
2.3.1 Bandwidth limitation of a phased array receiver system	29
2.3.2 SNR improvement in a receiver phased array system	30
2.3.3 Linearity in phased array receiver	31
2.4 Beamforming architectures	32
2.4.1 Digital beamforming	32
2.4.2 RF beamforming architecture	33
2.4.3 LO beamforming architecture	33
2.4.4 IF beamforming architecture	33
2.4.5 Hybrid beamforming architecture	33
2.5 A 15 GHz phased array receiver front-end	38
3 Layout techniques for active and passive devices for mmWave circuits	49
3.1 Overview	49
3.2 Silicon-based technologies	49
3.3 Low-loss substrate processing techniques	50
3.3.1 RF CMOS SOI	51
3.3.2 Technology aspects adapted in this thesis	52
3.4 Active devices	52
3.4.1 Intrinsic and extrinsic models	53
3.5 Design and characterization of cascode devices	55

3.6	Passive devices	58
3.6.1	Magnetic field losses	59
3.6.2	Electric field losses	60
3.6.3	Skin effect	60
3.7	Electromagnetic modelling	61
3.7.1	Definition of RF ground	62
3.7.2	Local metal layer as RF ground	62
3.7.3	PCB as RF ground	63
3.7.4	Effect of the ground ring on inductor performance	64
3.7.5	Design methodology for mmWave circuits	65
3.8	Transformers as resonators	69
3.9	Design and characterization of a differential reflection-type phase shifter	70
3.10	Active and passive signal combiners for mmWave phased array systems	74
3.11	Conclusion	81
4	Low noise amplifiers for mmWave applications	83
4.1	40 GHz LNA	83
4.2	Millimeter wave frequency reconfigurable LNAs	86
4.2.1	Frequency reconfigurable LNA1	87
4.2.2	Frequency reconfigurable LNA2	90
4.2.3	Comparison of different topologies	93
5	Conclusions	95
	References	99
	Original publications	109

1 Introduction

1.1 Background

Industrial evolution during the past two decades has paved the way for an enormous amount of multimedia applications, such as video-on-demand, live streaming, internet-of-things, etc, in the consumer market. Furthermore, with the ever increasing trend in the number of mobile devices, there is a demand for increased data rates in wireless mobile networks. Existing wireless standards (sub-6 GHz frequency bands) are not enough to cope with the demand from the increasing number of multimedia mobile users. The data rate is proportional to the frequency bandwidth, which is a limited resource in existing mobile communication technologies. However, an abundance of bandwidth is available around multiple frequencies in a centimeter wave (cm-wave) and a milli-meter wave (mmWave) frequency spectrum [1]. Use of mmWave frequency bands for mobile communications has evolved into the fifth generation for mobile communication (5G). Previously, mmWave frequencies (30 GHz to 300 GHz) have been used for radio astronomy, military and automotive radar applications. The smaller wavelengths of a carrier frequency at mmWave frequencies introduces a higher free space path loss. This can only partially be compensated by increasing the antenna aperture size and using phased arrays [2], for example. However, this is mostly not sufficient and beamsteering in a transmitter or receiver are therefore inevitable in 5G mmWave communication systems.

Due to the massive amount of antenna feeds, 5G mmWave phased array systems require a higher integration of the system that helps to reduce the size, cost, complexity and faster productization. Developments in the integrated circuit (IC) design technologies during the past 40 years have created opportunities for the seamless integration of complete radio systems in a single chip. Recent trends towards the miniaturization of devices have demanded the integration of radio front-end and baseband digital circuitry on a single die. This requires a process technology which offers faster devices for digital circuits and also provides low loss passive devices for RF/mmWave front-end circuit blocks. Compound semiconductor technologies such as gallium arsenide (GaAs) offer very good performance in terms of output power and noise at very high frequencies. However, due to low yield, higher cost and lack of dense digital circuitry, they are not suitable for high volume commercial production. Silicon germanium (SiGe) based bipolar complementary metal oxide semiconductor (BiCMOS) technology is becoming a popular choice for mmWave systems due to comparatively low cost, high yield and

reasonable performance of high frequency circuits. Developments in silicon (Si) based Complementary Metal Oxide Semiconductor (CMOS) technologies have significantly shrunk the transistor's gate length to realize faster devices for digital circuitry. However, inadequate RF modelling and substrate related losses limit their performance at mmWave frequency operations. Contrarily, CMOS Silicon on Insulator (SOI) technology has advantages of high resistive low loss substrate for high performing integrated passive structures. Additionally, the availability of faster devices for digital circuitry and accurate RF models have made it a very promising choice for integration of mmWave front-end and baseband blocks of a wireless system on a single die. Multiple mmWave frequency bands for 5G systems ranging from 24 GHz to 40 GHz, have been selected for network deployments in different regions across the globe [1]. With the emergence of multi-band paradigm in 5G mmWave systems, a serious research topic has evolved to investigate the high level integration of a frequency reconfigurable front-end design.

1.2 Objectives and research targets

Silicon-based mmWave phased arrays have been utilized for many applications, for example, car radars, motion sensors, etc. However, the introduction of a mmWave spectrum for commercial communication systems (5G new radio (5G-NR)) has lead to extensive research in this domain [3, 4, 5, 6, 7, 8, 9]. A silicon chip supporting multiple channels having gain and phase control in each channel increases the layout complexity by many folds due to the complex RF routing. One of the scopes of this thesis is to study such integration at centimeter-wave as well as mmWave frequencies.

The primary focus of this thesis was to study and develop methods and a way of working (WoW) for the design of complex circuits for mmWave ICs. The size and complexity of RF front-end ICs for 5G mmWave systems grow considerably higher than Radio frequency integrated circuits (RFICs) for previous generation communication systems, i.e, fourth generation long term evolution (4G LTE). This is because of the multiple channels which are integrated in a single IC to support the beamforming capabilities of the system. By studying the methods and processes involved in the development of such integration at mmWave frequencies by the accurate design and modelling of active and passive devices, we can understand the layout effects of these devices towards optimum performances, which was part of the major objectives of this thesis.

Another key challenge of the 5G mmWave systems is the existence of more than one frequency band for communication, which results in an increased amount of design effort to design the front-end IC modules each for a separate frequency band. Similar to

prior generation multi-band communication systems [10, 11], there would be a clear need for a single FE hardware solution covering all the possible 5G frequency bands. One solution is to develop a wideband FE system covering the mmWave frequency bands of the 5G-NR standard [1]. Nevertheless, this also results in the receiver FE receiving out of band high power unwanted blocker signals which may compress the FE blocks upon reception and results in the distortion of the desired communication. To avoid this problem, a frequency reconfigurable FE module can be useful to efficiently filter the out of band blocker signals. One of the primary objectives of this thesis was to study the possible solutions for frequency reconfigurable receiver FE modules for 5G mmWave systems.

Some of the principal research targets are listed as follows:

1. Analyse the characteristics of various beamforming architectures and their key building blocks, such as, LNAs, phase shifters, signal combiners, etc.

This research target was set at the start of the research to understand different architectures supporting the beamforming capabilities of a receiver system and their analysis in terms of power dissipation, area, and implementation complexity. Moreover, understanding the key building blocks and their target specifications in a phased array system was part of this target.

2. Design a fully integrated solution of a receiver phased array FE system including the packaging.

At the early stage of the research, it was decided to design and implement a prototype of a phased array FE receiver system at a rather lower center frequency compared with the 5G frequency bands (i.e, 15 GHz). One of the main reasons for this was to gain a sufficient understanding about the complete IC design flow for implementation before moving up to mmWave frequency designs to solve more complex problems.

3. Understand the main limitations to achieving the optimum performance from the silicon-based active and passive devices.

It is always beneficial to grasp a necessary knowledge of performance optimization techniques in terms of layout implementation for active and passive devices. This target helped to understand the key elements affecting the performance of a silicon-based device (active and passive) at high frequencies.

4. Accurate electromagnetic the modelling for the passive devices together with their associated ground reference, *rc*-extraction for active devices and their interconnections in order to reduce the discrepancy between simulated and measured data.

With the increase in operating frequency, modelling of the silicon-based passive devices with and without ground plane (underneath and around the device) is

inevitable. Another main objective of this thesis was to develop an appropriate methodology for the suitable modelling techniques for different sections of a mmWave circuit.

5. Analyse and design of the mmWave receiver FE modules for frequency reconfigurable system blocks, such as LNAs.

1.3 Contributions in original publications

This dissertation is based on three journal articles and five conference papers. The author of the thesis had the main responsibility of developing the ideas, their implementation, evaluating the performance results, and writing the papers [I, II, III, IV, V, VI, VII and VIII], some of which have been a joint effort of a large group of researchers. Alok Sethi designed the bias circuit and Olli Kursu designed and provided the digital circuitry for all the fabricated chips. The co-authors have provided constructive criticism on ideas, guided in their implementation, and provided important comments on the writing. In papers [I] and [II], the thesis author was mainly responsible for the receiver front-end design, including the design of the LNA, vector modulator phase shifter, combining network, mixer and baseband amplifiers. Alok Sethi contributed to the brainstorming of the system concept, while Rehman Akbar designed the 30 GHz local oscillator (LO) distribution network for the downconversion mixers and performed the top level integration of the complete chip. In addition, Risto Vuohtoniemi offered his support in the characterization and measurements of the test circuits.

In order to accomplish the key objectives of this thesis, several IC prototypes were developed based on the design methodologies for LNAs, phase shifters, variable inductors, a coupled line quadrature coupler and a phased array front-end system, etc. Deep submicron (45 nm) CMOS SOI technology was used to design and fabricate the above mentioned circuit blocks. The comprehensive outcome of all these design achievements is published in I to VIII. A brief description of the most significant contributions of this thesis to the existing research is given as follows:

1. A 15 GHz four-channel phased array receiver front-end was designed supporting two MIMO channels. The test prototype was fabricated and measured to validate the proposed approach. The single chip offers eight antenna feeds supporting two sub-arrays with four antenna ports in each sub-array. Each sub-array downconverts the combined signal from 15 GHz to baseband using external LO. This system offers the opportunity to further process two baseband signals externally in order to implement hybrid beamforming. The implemented circuit showed reasonable

- gain and noise performance at center frequency when measured in single channel configuration. Details can be found in publications I and II.
2. A multi-gate (MG) style layout for cascode-connected NMOS devices is proposed towards optimum device performance and compared with conventional style layout at mmWave frequencies. It was observed that the gate resistance of the MG device is smaller than that of a conventional style device. However, additional wiring used in the MG device also increases the gate capacitance that reduces its performance at high frequencies. A prototype was fabricated together with a conventional style layout and key parameter results were compared. A 40 GHz mmWave LNA was designed using this multigate layout technique. Details can be found in publications VI and VII.
 3. A co-planar waveguide (CPW) based differential quadrature coupler was designed and fabricated using vertical coupling between two lateral metal lines, which offers insights into the implementation of differential coupler designs with a reduced area footprint. Details can be found in publication IV.
 4. Three types of signal combiners for phased array applications were analyzed and simulated. A comparison of power combiners is provided on the basis of the drawn area, insertion loss, isolation between two channels and complexity is presented. A compact power combiner based on transformers is presented and compared with a conventional Wilkinson power combiner. A transformer-based power combiner exhibits lower IL with reduced isolation when compared with Wilkinson combiner in the same technology. Details can be found in publication V.
 5. Two mmWave frequency reconfigurable LNAs were designed based on a magnetically tuned variable inductor. The proposed circuit blocks were analysed and fabricated for complete validation, which provided new insights on the design of tunable structures and their impacts on the signal and noise performance of the circuits in mmWave frequencies. Details can be found in publication VIII.

1.4 Organization of the thesis

This thesis is divided into two parts. In the first part, a brief introduction of the research area is presented. An outline of the main contributions by the author is also summarised in this part. In the second part of the thesis, a summary of the original publications I-VIII is compiled.

Chapter 2 consists of a concise introduction of the research field, which includes the fundamental concepts of the key architectures of the phased array systems. Moreover, this chapter presents the design and characterization of an 8 antenna phased array

receiver front-end IC supporting two MIMO channels with four antenna ports in each sub-array. This IC is implemented using 45 nm CMOS SOI technology..

Chapter 3 summarizes the layout of silicon-based active and passive devices for mmWave applications using 45 nm CMOS SOI technology. These devices include: 1) cascode connected active devices; 2) a differential reflection-type phase shifter based on a vertically-coupled line coupler; 3) a comparison study of the different types of active and passive signal combiners for phased array applications.

Chapter 4 provides insights into the design and validated results of mmWave LNAs. These LNAs include the design of: 1) a 40 GHz LNA implemented in 45 nm CMOS SOI technology, and 2) two frequency reconfigurable LNAs covering 5G NR standards, also implemented in 45 nm CMOS SOI technology.

2 Integrated circuit design techniques for millimeter-wave applications

This chapter provides an introduction to integrated circuit design techniques for mm-wave front-end designs. The basis to understanding the research topics in this thesis is presented in this chapter. An overview of the phased array receiver systems is given in the start of the chapter followed by the types of phased array architectures and their use cases. Finally, the design of a fully integrated 15 GHz four-element phased array supporting two baseband channels (articles I, III and II) is presented.

2.1 Overview

Existing mobile communication systems in fourth generation (4G) cover frequency bands from 450 MHz to 3600 MHz using a scalable bandwidth from 1.4 MHz to 20 MHz [12]. Preferably, an Orthogonal Frequency Division Multiple Access (OFDMA) technique is used to distribute the resources based on the demand [13]. Introduction of the advanced version of 4G (LTE-Advanced or LTE-A), which allows aggregated bandwidth of 100 MHz and 128 quadrature amplitude modulation (QAM), enables download data rates of more than 3 Gbps in ideal conditions [14]. Advances in multimedia applications during the past decade, such as, Internet of Things (IoT), Video on Demand (VoD), live surveillance and streaming, etc, have increased the demand of data rates many times higher than what current technologies can offer with existing infrastructure. Unfortunately, the situation gets worse in denser environments where multiple users are streaming videos simultaneously. Therefore, a new communication system is required in the near future to fulfil the growing demands of the wireless network.

Advanced digital modulation techniques such as 64, 128 or 256 QAM are the key enablers to achieve higher data rates for a given bandwidth. In order to realize these modulation techniques, higher values of signal-to-noise ratio (SNR) are required as discussed in [15, 16, 17]. A higher channel BW allows a higher bitrate for a lower order modulation and reduces the SNR requirements. Furthermore, not enough channel BW is available in currently used frequency bands for mobile communication. Inevitably, new frequency bands are required with more bandwidth (few 100s of Megahertz) available. In mmWave frequency spectrum from 24 GHz to 100 GHz, several frequency bands are available with BW in the order of 1 GHz. Therefore, mm-wave communication is one of the core focus areas towards the implementation of future mobile communication

Table 1. Allocated millimeter-wave frequency bands in 5G NR FR2 standard [1].

5G NR FR2 Bands	Center Frequency	Bandwidth
n257	28 GHz	3 GHz
n258	26 GHz	3.250 GHz
n260	39 GHz	3 GHz

systems, including 5G for mobile communication. Three frequency bands between 24 GHz to 40 GHz are already standardized by the 5G-NR standard, as shown in Table 1.

2.2 Phased arrays

One of the many barriers for mmWave frequency communications are losses due to atmospheric absorption and free space path loss (FSPL) because of decreasing wavelengths [18] and their radiator area. FSPL is a function of wavelength (λ) and distance (d) between receiving and transmitted antennas given as follows [19]:

$$FSPL = \frac{4\pi d}{\lambda}. \quad (1)$$

Equation 1 shows that the path loss per antenna element increases by moving higher in frequencies (mmWave). However, this equation holds true in the condition when the antenna gain is kept constant over the frequency range [2, 18]. The path loss can be compensated by keeping the physical area of antenna, i.e, the aperture, constant over the frequency range. Since the size of a single antenna element is proportional to the wavelength (λ) of the frequency, a multiple element system such as phased array can be used to keep the effective antenna area (A_{eff}) constant over frequency. For example, an N -element array has an effective area given as

$$A_{eff} = N(A_{element}), \quad (2)$$

where $A_{element}$ is the area of a single element. Assuming an array consisting of planar patch antenna elements with the spacing between the elements of $\lambda/2$, the area of each element is then $(\lambda/2)^2$, with the array gain is given as [13]:

$$G_{array}(dB) = 10\log_{10}(N) = 10\log_{10}\frac{A_{eff}}{A_{element}} = 10\log_{10}\frac{A_{eff}}{(\lambda/2)^2}. \quad (3)$$

When FSPL is added to the array gain, we will have:

$$\begin{aligned} G_{array}(dB) - FSPL(dB) &= 10\log_{10}\frac{A_{eff}}{(\lambda/2)^2} - 20\log_{10}\frac{4\pi d}{\lambda}, \\ &= 10\log_{10}(A_{eff}) - 20\log_{10}(2\pi d). \end{aligned} \quad (4)$$

This means that the propagation loss becomes independent of frequency and the array gain of a phased array with its effective area compensates the path loss at any distance.

A large antenna aperture area results in the increase in antenna gain, i.e, directivity. This loss of omnidirectivity (an even or almost even distribution of the signal to all the specified directions) requires antenna beam steering capabilities to find and maintain the radio link and to avoid interference from dynamic objects in the channel [20].

A phased array is an electronically controllable antenna system which steers the direction of the incident/transmitted beam to improve the directivity of the communication system. The beam steering property of phased arrays also enables the spatial or directional filtering from the interferers in a direction other than the incident signal by using proper control. The key principle for a beamforming phased array system is shown in Figure 1. The beam front of a directional transmit beam with an angle ϕ_{in} is received by a set of receiver antennas. For example, if each antenna receives a far field signal with an incident angle ϕ_{in} , the signal received by the individual elements will have a delay from the previous element. This delay depends on the distance between the two elements. This difference in delay in the received signals can be compensated by introducing an additional delay to the received signal, resulting in the similar in phase signal from each element before combining. As a result, the signals combine in a constructive manner and the combined signal is increased.




Fig. 1. Key principle of a phased array system (Modified from Arun N. [21]).

2.3 Phased array receiver

Figure 2 demonstrates an n antenna element phased array and an incident wave with angle ϕ . The spacing between two successive elements is d . The incident wave covers

an additional distance of $d \sin \phi$ between two successive elements which introduce a time delay of $\tau = \frac{d \sin \phi}{c}$, where c is the speed of light. Signals received at the first element and a delayed signal at the m th element are given by,

$$\begin{aligned} S_{in}(t) &= A(t) \cos[\omega_c t + \phi(t)], \\ S_{in}(t - m\tau) &= A(t - m\tau) \cos[\omega_c t - m\omega_c \tau + \phi(t - m\tau)], \end{aligned} \quad (5)$$

where $S_{in}(t)$ and $A(t)$ represent the signal and its amplitude, respectively, and ω_c is the




Fig. 2. Phased array concept (Modified from Xiang G. 2005 [22]).

angular frequency of the transmitted signal, i.e., $2\pi f$. This progressive delay between elements can be compensated by "steering" the antennas towards the direction of the incident beam, i.e., θ . This is achieved by introducing the equivalent time delay (τ'_m) in each element, as shown in Figure 2. After combining the delay compensated signals, the output signal is given as:

$$\begin{aligned} S_{out}(t) &= \sum_{m=0}^{n-1} S_{in}(t - \tau'_m) \\ &= \sum_{m=0}^{n-1} A(t - m\tau - \tau'_m) \cos[\omega_c t - \omega_c \tau'_m - m\omega_c \tau + \phi(t - m\tau - \tau'_m)]. \end{aligned} \quad (6)$$

When the amount of delay is completely compensated by adjustable delay element, i.e., $\tau'_m = -m\tau$, the total output signal is given by:

$$S_{out}(t) = nA(t) \cos[\omega_c t + \phi(t)]. \quad (7)$$

In other words, the captured output signal power of a phased array is increased by a factor of n when the signal delay in each element is compensated and the compensated signals are added together. This property of a phased array system is characterized by the array factor (AF), which is a measure of the additional power gain of the phased array system compared to that of a single channel and is given by [23]:

$$AF = \left(\frac{\sin \frac{N(\omega\Delta\tau - \frac{\omega d}{c} \sin\phi_m)}{2}}{\sin \frac{(\omega\Delta\tau - \frac{\omega d}{c} \sin\phi_m)}{2}} \right)^2. \quad (8)$$

AF in equation 8 provides the array gain depending on the value of the difference between the various paths in the antenna array, i.e, $\Delta\tau$. A maximum array gain of N^2 is achieved when $\Delta\tau = \frac{d\sin\phi}{c}$, which means that the array gain is smaller for other values of $\Delta\tau$ or, in other words, signals from other directions are spatially filtered by a phased array [23]. Phased array is a reciprocal system, i.e, a similar concept is valid for both receiver and transmitter.

2.3.1 Bandwidth limitation of a phased array receiver system

The amount of time delay or phase shift required to steer the beam of a phased array system to a desired angle can be implemented by either a true time-delay unit or a phase shifter. A phase shift can be formulated from a desired time delay as:

$$\Delta\phi = \omega\Delta\tau = 2\pi f\Delta\tau = 2\pi f \frac{d\sin\theta}{c} = \frac{2\pi \sin\theta}{\lambda}. \quad (9)$$

Equation 9 shows that a desired phase shift $\Delta\phi$ to steer the beam to angle θ has a dependency on the wavelength of the signal (λ) or, in other words, a phase shifter is a frequency dependent component which has a limited operational bandwidth. This frequency dependency of a phase shifter can result in an error in the scan angle of the beam, which is also known as a beam squinting error [24, 25]. This is a problem for wide bandwidth receivers and transmitters, for which there is a wide difference between the lowest and highest frequency of interest. If a phased array antenna system has a beam steered to angle θ_o at frequency of f_o , at an offset frequency of $f_o + \Delta f$, the beam angle is also changed to $\theta_o + \Delta\theta$. This error increases with the increase in change in frequency. On the other hand, the operation of a true time-delay is frequency-independent and can be used for controlling the time delay for a wide range of frequencies. However, its practical implementation is often more complex.

2.3.2 SNR improvement in a receiver phased array system

A two-port wireless receiver system is mainly characterized by its output signal-to-noise ratio (SNR_{out}) which is always lower than its input signal-to-noise ratio (SNR_{in}). The ratio between input and output SNR of a system is defined as the noise factor (F) of the system and is given as:

$$F = \frac{SNR_{in}}{SNR_{out}}, \quad (10)$$




Fig. 3. Noise and signal in a phased array (Modified from Xiang G. 2005 [22]).

However, equation 10 is not valid for multi-port system such as phased arrays. An n -element phased array receiver system is shown in Figure 3, where one can note that element receives part of a signal with progressive phase difference depending on the time delay. At the output of a single channel, signal ($S_{o,path}$) and noise ($N_{o,path}$) are defined as follows:

$$\begin{aligned} S_{o,path} &= S_{in,path} G_{amp}, \\ N_{o,path} &= N_{amp} + N_{in,path} G_{amp}, \end{aligned} \quad (11)$$

where G_{amp} and N_{amp} are the gain and noise of the amplifier in the channel, respectively. From equation 11, output SNR can be derived as,

$$SNR_{o,path} = \frac{S_{o,path}}{N_{o,path}} = \frac{S_{in,path} G}{N + N_{in,path} G}. \quad (12)$$

According to the definition of AF in equation 8, if input signals are added in the phase, (or coherently) then the output signal is given as [22],

$$S_{o,array} = n^2 S_{in,path} G, \quad (13)$$

where n is the number of parallel signal paths in a phased array. Assuming that there is no correlation between each antenna terminal, the noise contribution by each element is added out of the phase or non-coherently, and is given as:

$$N_{o,array} = n(N + N_{in,path} G), \quad (14)$$

where N is the internal noise of each parallel branch. Using equation 13 and 14, the array output SNR ($SNR_{o,array}$) is as follows:

$$\begin{aligned} SNR_{o,array} &= \frac{n^2 S_{in} G}{n(N + N_{in} G)}, \\ &= n \frac{S_{in,path} G}{N + N_{in,path} G}. \end{aligned} \quad (15)$$

Using equations 11 and 15, following conclusion can be made:

$$SNR_{o,array} = n SNR_{o,ch}. \quad (16)$$

Equation 16 implies that the output SNR of a receiver array system ($SNR_{o,array}$) improves by a factor of ' n ' from the output SNR of a single channel ($SNR_{o,path}$) in the array when the phases in the various paths are set correctly such that the recombination is optimal. In other words, the sensitivity of a phased array system is improved by $10\log(n)$ when the input signals at each antenna element are combined in phase.

2.3.3 Linearity in phased array receiver

The linearity of a conventional two-port receiver front-end system is characterized by two main methods, i.e, 1) the compression point and 2) inter-modulation products from the non-linear behaviour of transistors in the system. Several techniques have been proposed in the literature to address the non-linear behaviour of the system, for example, mixer first or LNA-less receiver [26] and blocker-tolerant RF FEs [27, 28]. The linearity of a single channel in a multi-port FE system such as phased array also has similar characteristics and is addressed accordingly. Due to a free space path loss at mmWave frequencies, the typical power of a received signal at a single antenna element is at such a small level that it does not harm the linearity of the system. Furthermore, the ability of

spatial and spectral filtering in mmWave phased arrays reduces the power of potential blockers and thus limits the linearity requirements[8].

A careful link-budgeting of the system (as in [21]) is required in order to specify the gain, noise, and linearity of a single block in the signal chain to keep the the overall performance of the system within an acceptable range. For example, if the cascaded voltage gain from a single chain is high, it may result in a large signal (due to an array gain) at the output of the signal combiner which may saturate the input stage of the mixer. Alternatively, if there is not enough gain at any particular stage in the signal chain, it may fall below the noise floor which can be difficult to recover.

2.4 Beamforming architectures

Various beamforming architectures are used depending on the position of phase shifting within the signal chain, combining or splitting of the signals, mixing of the signal, and the number of mixer stages. The complexity, area and power consumption of an RF system increases with parallel baseband streams. The gain partitioning of the building blocks in each signal chain is important to optimize the total noise Figure, linearity, area, and power consumption of the system. For example, passive phase shifters exhibit more losses (noise Figure) in the signal path with additional penalty of area; however, they are linear with zero power consumption [29, 30]. Alternatively, active-based phase shifters are used because of their smaller area footprints and phase shift with fine steps at the cost of power consumption and linearity [31, 32, 33, 34, 35, 36]. Similarly, passive and active techniques are used in signal combining in phased arrays. Passive combining is usually based on distributed Wilkinson power combiners due to their better matching and isolation characteristics [37] [38, 39]. However, they appear to be the largest structure in the IC amongst other building blocks. To reduce the area of Wilkinson combiners, an alternative approach based on lumped-elements is adopted in [40]. The aforementioned passive combiners add extra loss to the system, mostly due to the ohmic loss of the metal layers. Contrarily, a current-based combining approach used in [41, 42, 43] offers smaller footprints without adding additional losses to the system.

2.4.1 Digital beamforming

Beamforming operations such as phase shifting and signal combining, in digital beamforming architecture (Figure 4) are performed in digital processing blocks. However, this architecture requires the same amount of baseband data streams as the number of antennas which leads to increased complexity in converting an RF signal

to baseband. The increased number of analog-to-digital converters burn a huge amount of energy to convert each analog signal into the digital bits. Additionally, the digital processing of these bits requires more power.

2.4.2 RF beamforming architecture

In this architecture, phase shifting and combining is performed in the RF/mmWave domain, as shown in Figure 5. This RF beamforming architecture uses only one baseband (BB) data stream for a given set of antenna elements resulting in a power and area efficient architecture.

2.4.3 LO beamforming architecture

In this architecture, the phase shifting to the received signal is achieved through the local oscillator signal in the downconversion stage [5, 6], as shown in Figure 6. The downconverted phase shifted signals are then combined in the intermediate frequency (IF) domain. This technique reduces the number of mmWave blocks in the signal chain, but at the same time increases the power consumption and complexity of the LO routing to all the elements.

2.4.4 IF beamforming architecture

Phase shifting and combining is performed after the down-conversion of the received signals, as shown in Figure 7. Similar to LO beamforming, IF beamforming also requires as many mixers as the antenna elements [44, 45]. As all phases of the mixers are equal, LO routing is less complex in IF beamforming than in LO beamforming.

2.4.5 Hybrid beamforming architecture

An efficient distribution of the signal processing between an RF domain and digital domain can benefit from reduced complexity, power and cost of a beamforming system. For example, a single array can be split into multiple sub-arrays in the RF domain. Phase shifting and combining of each sub-array is first performed in the RF domain. These multiple sub-array signals are then carried to the baseband circuitry for further processing in the digital domain. This type of architecture is known as hybrid beamforming architecture (Figure 8).

In a multi-user environment, spatial multiplexing can be used to separate multiple data streams (RF to BB) from the same receiving antenna aperture (phased array antennas). This is performed by either digital beamforming (DBF) or using hybrid beamforming (HBF) architectures. Digital beamforming is not considered very efficient in terms of power consumption because of parallel RF to BB chains, including the first parts of digital processing block. On the other hand, hybrid beamforming offers benefits of spatial filtering with less complexity and power consumption.

Hybrid beamforming is further characterized in three different architectures, i.e., partially-connected HBF, fully-connected HBF, and hybrid-connected HBF [42]. In a partially-connected HBF architecture, an antenna sub-array is connected to a single baseband stream. This architecture limits the array gain for each stream to the associated sub-array. On the other hand, in a fully-connected HBF architecture, each antenna is connected to all the data streams and results in an improved spectral efficiency for the same number of antennas at the cost of complexity. This complexity increases with the increasing number of BB streams. In [42] and [41], a hybridly-connected beamforming is proposed to reduce the complexity of fully-connected HBF architecture by using sub-arrays with limited BB streams of fully-connected beamformers, as shown in Figure 8.

5G mmWave communication systems for base stations have stringent requirements to achieve high data rates (at least 1 Gbps) for broad range of users. Different types of beamforming architectures are combined in order to address power, heat dissipation and area specifications of these large antenna panels. This requires a high level of integration of phased array ICs which can be reused towards a larger system implementation controlling hundreds of antenna modules. A single wafer-scale system supporting a large number of antennas as in [50], improves the integration. However, this type of architecture only supports a single baseband stream (down-conversion or up-conversion). Multiple simultaneous baseband streams, i.e., Multi-User Massive MIMO, are required in a complex and dense user environment having multiple scatterers. Additionally, an RF beamforming architecture supporting multiple MIMO streams can also benefit in enhancing the link quality and relaxing the higher SNR requirements compared to a single user case [15, 16, 17]. Furthermore, an antenna with two polarization elements can be used to feed two orthogonal channels from two separate MIMO streams [47] which helps in reducing the footprints of an antenna panel to half.

Table 2. Performance comparison of state of the art beamformers.

Ref.	Architecture	Freq. (GHz)	Gain (dB)	Elements	Tech.	Area* (mm^2)	DC Power* (mW)
JSSC'17 [39]	RF	28-32	10.5	4	130 nm SiGe	0.3	136
RFIC'16 [46]	RF	26-28	12.2	4	45 nm CMOS SOI	1.24	42
RFIC'09 [3]	RF	24-27	12-15	4	130 nm CMOS	3.96 ^a	230 ^a
ISSCC'20 [7]	RF/IF	37-40	>16	16	28 nm CMOS	-	39
EuMW'19 [4]	RF	28	15	8	55 nm CMOS	43	-
ISSCC'20 [8]	IF	28	>16	4	65 nm CMOS	0.66	28.1
JSSC'17 [47]	Sliding IF	28	28-34	16×2	180 nm SiGe	-	206 ^b
JSSC'11 [48]	Sliding IF	60	70	16	120 nm SiGe	-	56
JSSC'04 [5]	LO	24	43	8	180 nm SiGe HBT	11.5 ^a	910 ^a
JSSC'20 [6]	LO	39	35	4	65 nm CMOS	12	125
RFIC'17 [49]	Hybrid	28	25	4×2	28 nm CMOS	7.28 ^a	400 ^a
JSSC'18 [42]	Hybrid	25-30	34	8	65 nm CMOS	6.16 ^a	27
ISSCC'20 [9]	Hybrid	28/37	>16	4	65 nm CMOS	0.66	28.1

* Per element, ^acomplete array, ^b single TRX




Fig. 4. Digital Beamforming architecture (Modified from Xiang G. 2004 [22]).




Fig. 5. RF Beamforming architecture (Modified from Donghyup S. 2011 [38]).




Fig. 6. LO path Beamforming architecture (Modified from Xiang G. 2004 [22]).




Fig. 7. IF Beamforming architecture (Modified from S. Kishimoto 2009 [44]).




Fig. 8. Hybridly-connected hybrid beamforming architecture (Modified from S. Mondal 2018 [42]).

2.5 A 15 GHz phased array receiver front-end

At the starting phase of this thesis (2015), many frequency bands above 10 GHz were being studied and considered to become the potential candidates of a frequency spectrum for 5G systems above 6 GHz. Frequency bands with an available bandwidth of around or more than 500 MHz were vacant at 15 GHz, 24GHz, 26 GHz and 28 GHz, 40 GHz, etc. Therefore, it was decided to develop the first phased array prototype at 15 GHz because of the following two main reasons:

1. a signal wavelength in the range of centimeters leads to less complexity in circuit designs than the mmWave frequencies that would offer hands-on experience for full chip design flow,
2. almost 1 GHz bandwidth is available around a centre frequency of 15 GHz that could be selected as one of the potential future 5G bands.

After the World Radio Communication conference at the end of 2015, it is now obvious now that the minimum 5G frequency band beyond 6 GHz is at 24 GHz and there is essentially no 5G system application at 15 GHz. However, many lessons learned in developing a phased array system and its associated blocks at 15 GHz are applicable to the systems at rather higher frequencies.

Classical research flow in RFIC designs typically starts with the development of basic building blocks towards the design of a more complex system and this can be termed as the bottom-to-top approach. However, this thesis follows the top-to-bottom approach, where efforts were made first to find the solution of a more complex problem and then the conclusions were drawn based on the lessons learnt. This approach is expensive in terms of chip fabrication costs against the success ratio of the manufactured design. However, it does help those researchers with fresh or no-experience to build their knowledge by implementing big systems on their own. It also helps to understand the key problems and find solutions towards the final implementation of a more sophisticated system.

This section presents the design of a fully integrated four-element phased array receiver front end supporting simultaneously two MIMO channels. Publications I, II and III present a silicon-based integrated solution for a phased array receiver supporting two MIMO channels in a single die. The front-end is designed using 45 nm CMOS SOI technology by Global Foundries. The received signal at 15 GHz is down-converted to baseband balanced IQ signals using 30 GHz local oscillator with the help of on-chip divide-by-two dividers. The block diagram of the system is shown in Figure 9. A common-source inductively degenerated cascode LNA circuit topology was selected as the first stage of the two-stage single-ended to differential LNA, as shown in Figure 10 a.

A by-pass antenna switch was implemented to by-pass the first stage of the LNA to implement a lower gain mode for the receiver front-end. The input transistors M1 and M2 (Figure 10a) are optimized and biased for the lowest noise figure. A resonance tuning circuit composed of PMOS switches and unit capacitors is used to tune the resonance of the inductive load. The second stage of the LNA is composed of an active single-ended to differential (S2D) balun based on current-reuse LNA topology (Figure 10 b). The by-pass switch of the first stage has a significant impact on the output impedance of the first stage in both operational modes which affects the inter-stage matching between the two stages. The common-gate topology of the S2D block to match its input impedance for the wideband of input frequencies helps to mitigate the effect of this impedance mismatch due to the functionality of the by-pass switch. The two-stage LNA is followed by a vector modulator (VM) phase shifter. This has many advantages over the passive phase shifters, such as low loss, smaller area footprints and it offers fine steps for gain and phase tuning. However, power consumption and linearity constraints are some limitations related to VM based phase shifters. The linearity of a VM phase shifter in receiver phased arrays is very important because it has an amplified signal at its input from the preceding amplifying stages, such as in Figure 9. If the VM is not able to withstand to this amplified signal, it can degrade the overall linearity performance of the receiver. Due to its inherent property of achieving fine phase and gain steps across all four quadrants, a VM is used for two operations to perform various beamforming operations (e.g. beam steering, amplitude tapering, etc.), i.e, phase tuning and amplitude tuning. A VM should have similar linearity performance for all the possible phase and gain settings. Contrarily, any error in phase or gain leads to malfunctioning of the beamforming operations. Figure 11 shows the block diagram of the VM and the circuit design of its key building blocks. The virtual natural capacitors are used together with poly resistors to realize smaller and symmetrical design. The layout of the polyphase filter is drawn using dummies of the capacitors and resistors to minimize any process variations during the manufacturing. A current-combining based signal combiner is utilized to combine the signals of all four channels. The block diagram of the signal combiner is shown in Figure 12, which is followed by a current-bleeding gilbert-cell mixer topology used in this design to improve the third-order linearity of the block (Figure 13). The library models of the process design kit (PDK) for the inductors are used in this design. The signal routes and power supply lines are modeled using rc-extraction.

The fabricated IC is soldered on a test PCB using flip chip solder bumps. During the design process, the input of the LNA was mistakenly left to be matched or designed by using off-chip components or transmission lines which would also compensate




Fig. 9. Block digram of the receiver front-end (Reprinted, with permission from Publication II ©2018 Springer).




Fig. 10. Schematic of (a) LNA, (Adapted, with permission from Publication I ©2017 IEEE), (b) active balun (Reprinted, with permission from Publication I ©2017 IEEE).

the parasitics of solder bump. However, it was learned that transforming the highly capacitive or reactive input impedance of the input transistor into real impedance should always be done on-chip, because the input pad and solder bump parasitic capacitance is also added to the input resulting in a more capacitive impedance. The transformation of the impedance from a high quality factor or high reactance impedance plane on the smith-chart to the real impedance plane (center horizontal line) is challenging to design and sensitive to the frequency shift. Another challenge was the small pitch between the two adjacent channel input pads, i.e., $190 \mu\text{m}$. Considering all the aforementioned challenges, an input matching network was designed with the help of an off-chip non-uniform transmission line (NUTL) structure on the PCB (paper III). The detailed design procedure of this matching structure is shown in Figure 14. The target of this design was to match the highly capacitive impedance (lower half on the smith-chart) for a broad range of frequencies around the center frequency, i.e., 15 GHz. With the help of different impedance transformers between points A to E in Figure 14, a wide-band impedance matching (1 GHz) was achieved at 15 GHz. The design of the complicated 2×4 input matching network for the two receiver inputs was the most challenging problem.

The chip micrograph of the phased array front-end is shown in Figure 15. The measurement setup and matching network of a single channel are shown in Figure 16. The measured peak conversion gain from one channel is 23 dB at 14.9 GHz with the input return loss (S11) better than -10 dB at 14.9 GHz, as shown in Figure 17a. Vector modulator phase constellation points are shown in Figure 17b. It was noticed that




Fig. 11. Circuit design of a vector modulator, (a) block diagram, (b) variable gain amplifier, (c) polyphase filter, and (d) quadrant selector switch (Reprinted, with permission from Publication I ©2017 IEEE).




Fig. 12. Current-based signal combiner, (a) block diagram, (b) circuit design of a differential g_m -cell (Reprinted, with permission from Publication II ©2018 Springer).

these measured points from sweeping VM controls show compression in one quarter. After investigations, it was found that the output impedance of the VM changes with the change in the active control devices in its VGAs. This could be mitigated by using more sophisticated design approaches. The linearity measurements show quite low value of IP1dB point (-37 dBm). The main reason behind this limitation is that the cascaded amplifying blocks in the channel were placed without proper gain and linearity partitioning. Bypass mode for amplifiers was designed for the receiver but there were some problems to capture its performances properly. Furthermore, during the measurements an unwanted coupling was noticed from channel-to-channel. After investigations, it was found that this coupling was due to the weak isolation between different passive blocks within a channel and also between adjacent channels. This coupling can be avoided by using low ohmic ground shields or ground walls between adjacent blocks to isolate their magnetic coupling between each other. A single channel consumes 86mA of dc current from a 1.1V supply. The single channel measured results




Fig. 13. Circuit design of a current-bleeding mixer (Reprinted, with permission from Publication II ©2018 Springer).

are compared with the state of the art beamformers in Table 3. The performance of this work is compared to the beamformers designed for other frequency bands, due to the lack of available beamformer circuits designed for centimeter-wave frequency range. This work has demonstrated the minimum area when compared with the state-of-the-art designs in Table 3.

Since two separate phased array receiver FEs were integrated in the same die, the fabricated IC can support four antennas for two orthogonal polarizations, i.e., vertical and horizontal, using the same PCB footprints. Additionally, the output signals from each array could be further processed for different beamforming operations such as Inter-beam Interference Reduction, as described in [51] in the analog or digital domain.




Fig. 14. Design procedure of the off-chip input matching network for on-chip LNA (Reprinted, with permission from Publication II ©2018 Springer).




Fig. 15. Micrograph of the chip (Reprinted, with permission from Publication I ©2017 IEEE).







Fig. 16. (a) Measurement setup (Reprinted, with permission from Publication II ©2018 Springer), and (b) input matching feed network for the LNAs (Adapted, with permission from Publication II ©2018 Springer).



(a)



(b)



(c)

Fig. 17. Measurement results: (a) conversion gain (fixed IF=100MHz), (b) constellation points for vector modulator phase sweep, (c) compression points (Reprinted, with permission from Publication I ©2017 IEEE).

Table 3. Performance comparison table of with SOA phased arrays (Reprinted, with permission from Publication I ©2017 IEEE).

Parameters	This work	[21]	[47]	[31]
Freq (Ghz)	15	60	10	28
Array size	4×2	16	4	16×2
Phase Shifter	Active	Active	Passive	Passive
Gain (dB)	23	58	10.1	34
NF (dB)	5.4 ^a	7.4	3.4	3.7
1dB Comp. (dBm)	-37	16	-12.5	-22.5
IIP3 (dBm)	-28	N/A	-4	N/A
DC Power Consm. (mW)	463 ^b	3300	144	1800 ^c
Area (mm ²)	1.807 ^d	165.3	7.25	37.7 ^c
Technology	45 nm CMOS SOI	SiGe BiCMOS	130 nm CMOS	130 nm SiGe BiCMOS

^a Including 2 dB estimated PCB losses from chip-PCB interface, ^b 4-element phased-array measurement, ^c Area and DC power consumption of both TX and RX, ^d Area of a 4 element RF phased-array excluding LO distribution network

3 Layout techniques for active and passive devices for mmWave circuits

3.1 Overview

The biggest limiting factor in mmWave circuits are the parasitic components associated with the device layout. Therefore, in addition to the device models, optimum layout design towards reduced parasitic components is pivotal for high performance circuits. In this chapter, the main focus is on the layout optimization techniques of key circuit blocks in mmWave systems. Two layout techniques for active cascode devices are discussed by the author. The design of a transmission line based differential quadrature hybrid is presented in this chapter. As signal combiners are a fundamental building block of a phased array system, a comparison of different mmWave signal combiners is also discussed in this chapter. The presented building blocks in this chapter are primarily based on the research outcome from articles IV, V, VI and VII.

3.2 Silicon-based technologies

With the exploding number of wireless applications and connected devices (Internet of Things), silicon-based technologies are trying to offer integrated solutions (application specific integrated circuits [ASIC]) where faster digital circuitry and high performance radio frequency front-end circuits are fabricated in a single chip. Compound semiconductor technologies have been well known for outperforming Si at RF and mmWave frequency applications [52]. However, due to the lack of high-speed digital devices, they are only suitable for RF/mmWave front-end designs. CMOS transistors have been traditionally used for digital circuits and their research for RF applications started when the first AC models of the MOSFETs were introduced in 1987 [53]. Advancements in circuit design techniques [54, 55] and the availability of better RF/mmWave circuit models [56] allow the circuit designers to meet the specified RF performance using CMOS based technologies with almost similar performance compared to SiGe BiCMOS technology. For example, a 28 nm CMOS power amplifier (PA) presented in [54] achieves a peak power added efficiency (PAE) of 26.6% and an output power of 26 dBm at 39 GHz. Similarly, in [56] a 24 to 28 GHz low noise amplifier (LNA) implemented in a 45 nm CMOS SOI process has shown a noise figure (NF) of 1.4 dB with a performance very close to the performance of the latest GaAs LNAs. Due to the low cost, better

digital and RF/mmWave performances and high-level of integration, CMOS based technologies are considered the biggest players to drive fifth generation communication technology.

Initially, the MOSFET models provided by the foundries were based on AC models with only parasitic components associated from the structures in the silicon substrate [57], the layout dependent metal wiring parasitics, especially gate resistance were missing. However, it was investigated in [58] that the RF performance of a transistor predominantly relies on the parasitic resistance associated with the gate wiring of the device, i.e., r_g . Similarly, the gate parasitic capacitance of silicon devices establish a limit to the cut-off frequencies of the device (f_i and f_{max}). The cutoff frequency f_i is defined as the maximum frequency of the device at which the short-circuit current gain becomes unity and is given as

$$f_i = \frac{g_m}{2\pi(C_{gs} + C_{gd})}, \quad (17)$$

where g_m is the transconductance of the device and depends on the current density of the technology, and C_{gs} and C_{gd} are the intrinsic parasitic capacitances at the gate terminal of the device. Similarly, the frequency of a device at which the maximum achievable power gain of the device becomes unity is called the maximum oscillation frequency (f_{max}) and is given as,

$$f_{max} = \frac{1}{4\pi} \sqrt{\frac{g_m}{r_g C_{gd}(C_{gs} + C_{gd})}}, \quad (18)$$

where r_g is the overall gate resistance of the device and mainly contributed by the resistance of the poly silicon area and its associated metal contacts. The key parameters f_i and f_{max} the characterize RF performances of an active device for a given technology. The presence of both r_g and gate capacitance (C_{gs} or C_g) in the equation 18 makes f_{max} a more layout dependent parameter which can be optimized for a high performing device. Another key performance parameter for RF/mmWave frequencies is the quality factor (Q) of on-chip passive devices which is mainly dependent on the resistivity of the substrate and the properties of available metal layers in the technology metal stack.

3.3 Low-loss substrate processing techniques

The silicon substrate is the biggest constraint for the performance of an integrated passive device at mmWave frequencies. The behaviour of the substrate depends on its material properties, doping profile and eventually the material properties used for the back plate of the substrate. Using the substrate as an RF ground is typically avoided due to multiple reasons, i.e., 1) the conductive nature of substrate adds loss to the return

currents from the circuit blocks, 2) expensive and/or the unavailability of through silicon vias to connect the RF ground with backplate metal sheet, 3) cross talk between different sub-blocks through the substrate. A silicon based substrate can be optimized for the best performance at RF/mmWave frequency operations by using various processing techniques, e.g, silicon on very low loss materials [59, 60, 61], selective etching [62], deep trench isolation (DTI) [63], and silicon on insulator (SOI) [64, 65].




Fig. 18. Silicon on Insulator wafers cross section, (a) high resistivity silicon SOI, (b) HR silicon SOI with trap rich layer (Modified from Esfeh 2016 [64]).

3.3.1 RF CMOS SOI

Weak doping profile silicon substrates possess low conductivity or high resistivity (HR) properties. Due to latch up problems between MOSFET devices, low doping HR substrates cannot be implemented in bulk silicon technology [66]. However, an insulator layer, for example, buried oxide (BOX), can be introduced to isolate the active devices from the base HR silicon, as shown in Figure 18a. Employing such an HR substrate in the CMOS SOI process helps to achieve an improved RF performance for active and passive devices and leads to RF CMOS SOI technology. One limitation of SOI technology is the poor thermal conductivity of the BOX material (SiO_2). Thermal conductivity is inversely proportional to the thickness of the BOX layer that implies that a thin layer of the BOX layer degrades the thermal properties of the SOI device less compared to a thick one. The use of an HR-SOI substrate and a thin layer of BOX

facilitates high performance passive devices, increased isolation MOS switches, reduced substrate coupling, etc.

Unfortunately, a low ohmic conduction channel is induced at the junction of the BOX and silicon substrate due to the fixed charges of oxide that attract free carriers at the interface of Si and SiO_2 . The emergence of this channel degrades the resistivity of the substrate significantly. This effect is known as parasitic surface conduction (PCS). In 2005, researchers investigated the PCS effect in SOI devices and proposed a modification in the silicon substrate surface under the BOX [66]. This modification consists of introducing the trap layer at the Si/BOX junction [64][66][67], as shown in Figure 18b.

The evolution of SOI technology started with the introduction of stacked field effect transistors (FET) in 1989 [68]. J. P Raskin et al. demonstrated in [69] a significant reduction in crosstalk using HR-SOI technology. RF CMOS SOI technology has become a very attractive choice for low loss front-end designs, for example, transceiver switches [70], stacked-FET PAs [71] and LNAs [72]. Moreover, RF CMOS SOI technologies have also shown exceptional performances at mmWave frequencies, offering measured f_{max} of 200 GHz and 283 GHz in [73] and [74], respectively.

3.3.2 Technology aspects adapted in this thesis

RF CMOS SOI technology is a good candidate for the design of complex 5G mmWave systems mainly because of its ability to offer a high-resistive substrate for low-loss passive devices and high isolation and low-loss switch design [75]. As SOI technology offers significant advantages to achieving a good receiver Noise Figure in mmWave designs, this technology was chosen for the design of the circuits presented in publications I to VIII.

3.4 Active devices

Active devices determine the high frequency gain and noise performance of an amplifier. Process design kits (PDKs) of RF CMOS technologies include appropriate models of active devices that contain sufficient information about the behaviour of devices for high frequency up to some predefined frequency. These models are based on predefined equivalent and scalable models of a transistor that is typically based on processed and measured devices.




Fig. 19. An NMOS transistor model and layout with its parasitic components (Modified from Harish K. 2016 [76]).

3.4.1 Intrinsic and extrinsic models

The model of a Si-based active device is divided into two parts, i.e., the intrinsic model and the extrinsic model. The intrinsic model of a device consists of the key parasitic components of the device provided by the foundry. This device model includes the silicon area, its surrounding sub-circuit and wiring, and possible floating-body effects. For example, the parasitic resistance and capacitance due to the metal connections of the poly-silicon gate fingers to a certain metal layer is included in this model. In addition to the intrinsic parasitic components, the performance of a CMOS transistor at mmWave frequencies is also limited significantly by extrinsic parasitic components, primarily from transitions of the device terminals to or from other devices, i.e., interconnects. These interconnects are composed of metal tracks and vias from lower metal layers upto higher metal layers. This wiring adds additional resistance and capacitance at the transistor terminals. The effects of both intrinsic and extrinsic parasitics can be reduced by using good layout practices to maximize the device performances. As an example, Figure 20 shows different optimization techniques available in the intrinsic model of the device. A $5\ \mu\text{m}$ wide NMOS device can be laid out in different forms, e.g., the layout in Figure 20a has only one finger with $5\ \mu\text{m}$ having r_g contributed by the poly-si area which is $5\ \mu\text{m} \times L$. However, the same device is split into five fingers and the total r_g is also decreased by five times, as shown in Figure 20b. The multiple finger device also increases the gate capacitance (C_g) and therefore, a trade off exists between r_g and c_g . In addition to the gate split into multiple fingers, r_g is further reduced by increasing the number of contacts from poly to metal1 (doubly contacted [73]), as shown in Figure 20c.

f_{max} is used as the fundamental parameter to optimize the layout related device performance at mmWave frequencies. Higher values of f_{max} provide optimum device performance in terms of transconductance (g_m) and noise Figure (r_g) with an optimum current density. The g_m of the device increases with the current density ($\text{mA}/\mu\text{m}$)




Fig. 20. Transistor layout optimization for reduced gate parasitics (Modified from Patrick R. 2018 [77]).

and saturates at a peak current density due to the velocity saturation of the charge carriers. Therefore, f_{max} also reaches saturation at the maximum current density of the technology. It has been noticed in [78] that current densities for peak f_t and f_{max} are constant across multiple CMOS technologies, i.e., $\sim 200 \mu\text{A}/\mu\text{m}$. This feature helps to conveniently migrate the designs from one technology to others. Modern process technologies offer dedicated PDKs for mmWave circuit designs, in which optimized layout effects are included in the intrinsic model of the active devices. This feature helps designers to estimate key specification parameters already at the concept phase of the design. An additional reduction of r_g is possible by using custom-made layouts at the unit cell level, e.g., the multi-gate style layout. A comparison study between two different styles of the layout for optimum f_{max} was performed in publication VI and VII

Various layout techniques have been proposed in literature to minimize extrinsic parasitic components in terms of r_g and c_g for mmWave frequency applications, for example, a gate above device [73] (Figure 20d), a multi-gate layout design for stacked transistors [79, 80], a round-table device [81], a zipper style device [82], a drain-above device [83], etc. These layout techniques are designed as unit cells and are mostly used for the PA design to realize the bigger device size. A multi-gate design is useful for a better substrate connection for thermal flow in large devices, as the round-table layout design benefits from the reduced resistance at its terminals but at the cost of a higher

parasitic capacitance at the drain connection. On the other hand a zipper-style layout has a good symmetric design for drain and source connections, while a drain-above layout technique helps in optimizing the resistance of source and drain terminals. In addition, the modern state of the art RF CMOS PDKs offers layout optimization techniques already included in the intrinsic model of the device, for example, a number of gate connections, an extension of gate, and source and/or drain terminals at metal3 or metal4. This type of modelling feature will help in evaluating layout trade offs already at an early phase of the designs.

3.5 Design and characterization of cascode devices

The presence of Miller’s capacitance in a common-source (c_{gd}) transistor reduces isolation between input and output and can cause instability at the frequency of operation and this can become a serious concern at high frequencies, i.e, especially the mmWave region. This capacitance can be optimized to a certain value by using good layout practices however, it cannot be fully eliminated. Common-source cascode design topology is the leading option for mmWave low noise amplifiers (LNAs) among other topologies due to its inherent properties of optimum noise match and better stability [84, 85, 86]. Publication VI and VII present two layout design techniques for cascode connected devices, and their key performance parameters are compared, for example, r_g , c_{gg} , g_m , f_{max} . The presented layouts are designed and fabricated using 45 nm CMOS SOI technology.




Fig. 21. Conventional-style layout (Reprinted, with permission from Publication VII ©2020 Springer).




Fig. 22. Unit cell of a multi-gate device, (a) schematic, (b) layout (Reprinted, with permission from Publication VII ©2020 Springer).




Fig. 23. Device based on multi-gate unit cells, (a) schematic, (b) layout (Reprinted, with permission from Publication VII ©2020 Springer).

In this stage of the research, two layout structures of cascode-connected NMOS devices each having a $20\ \mu\text{m}$ device width were designed and characterized. The first layout (Figure 21) was designed using the gate-over-device technique [73]. The second structure (Figure 22 and Figure 23) was based on the multi-gate style layout technique also presented in [79] and [80]. The schematics and the micrographs of the test structures are shown in Figure 24. Figure 25 shows the comparison of different extracted parameters between the two layout styles of similar device width (i.e., $w=20\ \mu\text{m}$). A brief comparison of the extracted parameters at 40 GHz frequency is also summarized in Table 4.




Fig. 24. Micograph of test structures and their corresponding schematics (Reprinted, with permission from Publication VII ©2020 Springer).

From the results in Table 4, it can be seen that r_g of the multi-gate style layout is lower than the conventional style layout ($\sim 10\%$). This is noticeable from the layout as the gate wiring is implemented in a tree configuration, thus reducing the overall wiring resistance. However, due to the complex wiring for the source and drain terminals, the capacitance is also increased significantly in the multi-gate layout compared to the conventional style layout. Transconductance of the devices shows a similar performances across the gate bias voltage. F_{max} is calculated by using the extracted values of the gate resistance and capacitance using equation 18. Furthermore, F_{max} curves are compared in Figure 25 (d) and shows that multi-gate style layout has a lower F_{max} due to its increased gate capacitance.

From this work, it was noticed that the multi-gate layout style benefits from a reduced gate resistance which can be useful to relieve the inter-stage matching conditions as required in [87, 88, 89]. The increased number of vias in this layout technique at different terminal connections offer good reliability aspects, especially in the power amplifier designs. However, these benefits come at the cost of increased complexity and wiring capacitance which results in a reduced device performance (F_{max}). The mmWave LNA circuits are designed based on both of the above mentioned layout techniques and are further discussed in chapter 4.




Fig. 25. Extracted data from measured s-parameters (a) r_g (b) c_{gs} and c_{gd} , (c) g_m , (d) F_{max} (Reprinted, with permission from Publication VII ©2020 Springer).

Table 4. Comparison table of extracted parameter values at 40 GHz ($V_{DD}=1$ V, $V_{bias}=580$ mV) (Reprinted, with permission from Publication VII ©2020 Springer).

Parameters	Conventional	Multigate
R_g (Ohms)	14.3	12.9
C_{gs} (fF)	60	62
C_{gd} (fF)	2.77	4.33
g_m (mS)	22.5	22.5
f_{max} (GHz)	243	215

3.6 Passive devices

Passive devices are the fundamental building block in mmWave frequency systems. They are mainly used as matching networks, resonator loads, baluns, etc. The performance of Si-based passives at mmWave frequencies is characterized by the component's maximum frequency of operation, i.e, self-resonant frequency (SFR) and the quality

factor (Q). A loss of energy due to unwanted electromagnetic coupling occurs between any conductor and its surrounding structures, as shown in Figure 26. Furthermore, all the interconnects (for example, vias and transitions) exhibit finite inductance, capacitance and resistance, and at the mmWave frequency these parasitic effects can result in a significant shift in the performance of the devices from their estimated values. Therefore, careful modelling of the passive elements, their interconnects and their surrounding is essential in order to precisely model all the associated parasitic components. In publication VII, some of the key characteristics of passive devices and their applications in mmWave IC designs are discussed.




Fig. 26. Electromagnetic coupling phenomenon between two conductors on a silicon substrate (Modified from F. Gacim, 2017 [63]).

3.6.1 Magnetic field losses

When a high frequency alternating current (AC) is flowing through a metal conductor, a magnetic field is induced around it. This induced magnetic field generates eddy currents on the surface of the surrounding structures, including the substrate, as shown in Figure 26. These eddy currents produce a magnetic field which tries to oppose the incident magnetic field (Lenz’s law). Typical CMOS silicon substrates (highly doped) are inherently conductive (low resistive) in nature, thus eddy currents find a conductive paths to flow in the low ohmic substrates and this results in a loss of energy and appears as the loss in quality factor of the device. These magnetic field losses cannot be avoided

unless the magnitude of the induced parasitic currents can be decreased by increasing the resistance of the substrate material using different processing techniques, e.g. silicon on insulator (SOI), micromachining or selective etching, as discussed in section 3.3, etc.

3.6.2 *Electric field losses*

An electric field is also generated when a high frequency AC current flows through a conductor, which results in capacitive coupling with the interaction of surrounding materials, for example, metal structures and silicon substrate. This capacitive coupling generates displacement currents in the substrate which appear as a loss in inductance and the quality factor of the device. A metal plate stops or shields a significant portion of the electric field lines from flowing into the substrate and hence, reduces the associated losses in the substrate, also shown in Figure 27. Due to the capacitive coupling, eddy currents are also generated in this metal plate and results in additional losses. Various types of metal shield patterns made of lower metal layers are used [90, 91, 92]. However, the use of a metal shield also increases the capacitance between the main conductor and the shield, which results in the reduction of the SRF of the device.




Fig. 27. An inductor drawn on a silicon substrate (Modified from F. Gacim, 2017 [63]).

3.6.3 *Skin effect*

At high frequency operations, in addition to the DC resistance of a conductor, a frequency dependent resistance also adds up in the total resistance of the conductor. Due to RF current flowing inside the conductor, electric fields generate eddy currents on the surface of the conductor. The development of eddy currents tends to cancel the flow of the current in the middle of the conductor. As a result, the maximum current density occurs on the surface of the the conductor, reducing the effective area for the current to flow. In other words, this increases the resistance of the conductor which is a strong function of the operating frequency. This phenomenon is known as skin effect (δ) and it is expressed

as

$$\delta = \frac{1}{\sqrt{\pi f \mu \sigma_{cond}}}, \quad (19)$$

where δ is the skin depth, μ is permeability and σ_{cond} is the conductivity of the material. Equation 19 shows that with an increase in frequency, the skin depth of a material is decreased and the effective resistance is higher.

Various techniques have been proposed in the literature to mitigate the aforementioned non-idealities for passive devices at high frequency operations. For example, a magnetic substrate coupling can be avoided by changing the substrate properties used under passive devices, such as high resistive substrate [64, 65], micromachining techniques [93, 62], formation of trenches in the substrate [63], etc. To reduce the capacitive coupling, ground shielding techniques [90, 91, 92] are utilized under and around the passive devices.

3.7 Electromagnetic modelling

Close correlation between simulated and measured results of an integrated circuit depends on:

1. the availability of accurate models of the active devices and their RC extraction methodology,
2. precise electromagnetic (EM) modelling of passive devices,
3. accurate realization of interconnects between active and passive stages, for example, metal vias, transmission lines, etc.

Numerous EM simulation software such as Momentum (Keysight), Sonnet, HFSS and EMX (Cadence) are utilized to extract the EM model of a metal structure (for example, inductors, transmission lines, transformers, etc). There are different methods available for the model extraction of the structures, for example, moment of methods (MoM), finite element method (FEM) and 3-dimensional extraction. The right choice to use these methods depends on the structure, layout and its application. For example, the MoM method also called a two and a half dimensional (2.5D) extraction used for planar structures (inductors, transformers and transmission lines) inside the IC, is based on the surface meshing method. However, 3D extraction methods, e.g, FEM, use the volume meshing approach and are used for extracting 3D structures, for example, the metal connections of a transistor or interconnects for IC IOs, e.g, bond wires or solder bumps, etc. MoM is preferably used because it is faster than 3D methods with sufficient accuracy. The outcome of these extractions is a set of scattering parameters [94]. These s-parameter models are then used in a simulation test bench together with

other circuit models, i.e, RC-extracted models of active devices. EM software calculates electromagnetic fields in and around the metal structures based on the port setup, the surrounding environment, ground reference plane for ports, substrate properties, material of the structure, etc. It is essential to include all the necessary information of the surrounding environment in the simulation setup in order to compute the electric and magnetic coupling and their associated losses.

3.7.1 Definition of RF ground

A low ohmic RF ground is required to be used as a reference for the port definition for its return currents. Based on this ground reference, electric and magnetic fields and the associated parasitic currents are calculated in the conductor which define the inductive and capacitive characteristics of the structure. This RF ground should be very close to the actual implementation. A layer definition file in an EM tool includes the necessary information about material properties (i.e, permeability, permittivity, resistivity, thickness) of the substrate, dielectric material, available metal layers, vias and global ground plane reference. In these setup files, the bottom of the substrate is defined as the global ground plane as a port reference for EM simulations. One way of realising this RF ground is to use the metal plate at the bottom of the substrate. However, in reality its connection to the top metal layers of the IC requires through-hole silicon vias. These through-hole vias require additional processing steps that are unavailable in most of the standard IC manufacturing processes. Moreover, eddy currents can be generated on this solid back metal plate that results in losses to the passive structures.

Another way of defining the port, is to use silicon substrate as the RF ground reference. When a port is defined with the reference at the bottom of the substrate as the RF ground reference (Figure 28a), the height of the port becomes equal to the total height of the substrate. This implies in [94] that the height of the port should be electrically small, i.e, $\lambda/10$ at most, where λ is the wavelength of maximum frequency of simulation. A typical substrate height is a few hundreds of microns which translates into port dimensions equal to the substrate height and eventually limits the maximum frequency of simulation for mmWave frequency operations.

3.7.2 Local metal layer as RF ground

The aforementioned limitation of port dimensions can be relaxed by defining a local ground reference for the port excitation, as shown in Figure 28b. In this type of port setup, a robust metal ground plane is drawn using metal layers. The local ground




Fig. 28. Port definitions (a) port definition using a ground plane at metal1, (b) port definition using ground plane at metal8 (Reprinted, with permission from Publication VII ©2020 Springer).

reference of the top most metal layer is also more realistic in implementation, since it is composed of a metal layer which has the smallest distance between the chip and the solid ground on PCB. Additionally, the local ground on the top metal layers benefits from a low metal resistivity as well providing electrical isolation between the neighbouring passive structures. Impedance of the metal ground [95] around a device-under-test (DUT) affects the characteristics of the DUT. Therefore, this ground plane should have a very low impedance in order to minimize its impact on the quality factor and inductance of the device's performance.

3.7.3 PCB as RF ground

In order to obtain an accurate and realistic model, an RF ground can be customized to other layers, e.g, metal1, or even outside the IC domain, i.e, PCB layer, as shown in Figure 29. This can be done by defining two additional layers (one for the solder bump or copper pillar and a second for the PCB layer) inside the substrate definition and

define the PCB layer as the RF ground reference for the EM setup. A port definition using the aforementioned setup is shown in Figure 29b.




Fig. 29. Simulation layer stack for EM simulations using a PCB metal layer as an RF ground plane for port definitions (a) silicon die connections with PCB using solder bumps in flip-chip technology, (b) defining EM ports using RF ground of a PCB layer (Reprinted, with permission from Publication VII ©2020 Springer).

3.7.4 Effect of the ground ring on inductor performance

The magnitude of the inductance of an inductor depends on the magnetic field strength induced around its conductor and the shape of the conductor [96]. For example, a piece of metal wire of length l , possesses a smaller inductance when it is implemented as a straight line compared to a loop shaped, as shown in Figure 30. A parasitic electric field is also present which limits the frequency of operation of the inductor.

The performance of silicon based integrated inductors is mainly characterised by the properties of the silicon substrate and the availability of low loss thick copper metal layers. Generally, the metal resistivity can be further reduced by stacking multiple metal layers [97]. Inductor parameters (L and Q) can be calculated from an EM extracted s-parameter model as given in [98] (single-port excitation),

$$L = \frac{\text{Imag}(y_{11}^{-1})}{2\pi f}, \quad (20)$$

$$Q = \frac{-\text{Imag}(y_{11})}{\text{Re}(y_{11})},$$

where y_{11} is the input admittance of the inductor. Generally, models of passive structures are extracted along with a metal ground plane (*MGP*) around them. This *MGP* is connected with the global ground plane on the chip to provide electrical isolation of the structures from neighbouring structures [99]. Return currents induced from electric and magnetic fields flow back in the ground plane and the inductance and resistance of the




Fig. 30. An inductor drawn on silicon substrate (Reprinted, with permission from Publication VII ©2020 Springer).

MGP affects the performance of the inductor. Therefore, a low ohmic and low inductive ground plane is essential for high performing mmWave circuit designs. The effect of a finite impedance ground plane on the total L and Q of a single turn coil is shown in Figure 31. It can be seen that this effect depends on the ratio between the distance (d) of the coil from the ground plane and the inner radius r of the coil. The effect of the ground plane is minimized when d/r is equal or greater than 1, which means that when the d becomes greater than r , the effect of parasitic currents due to the ground plane becomes negligible.

3.7.5 Design methodology for mmWave circuits

A brief flow chart of a design methodology for mmWave circuit designs from specifications to the final result is presented in Figure 32. Starting from the specifications, the active and passive components are simulated using their simplest schematic models in order to do faster simulation iterations. Once the component values are known, more detailed modelling is added, e.g, rc-extraction for active devices and losses in passive components. This modelling would require another tuning step in passive component values. EM modeling of passive components is first performed using cascaded views of individual passive components together with big metal plates of MIM capacitors (mostly DC-caps), power supply nets, and the local ground of each passive component. The cascaded approach is helpful in its faster iterations with sufficient accuracy. After the design is

completed with the individual modelling of each passive component in the circuit, a global view is generated with all the circuit elements, except the active devices, i.e., transistors. This includes the inductors, transmission lines, global ground plane, metal plates of MiM capacitors and the power supply network (VDD) of the whole design. This single layout is extracted using an EM software to generate an EM model. This EM model is simulated together with rc-extracted models of the active devices to obtain the most accurate and realistic results of the design which includes all the parasitic effects, i.e., wanted or unwanted coupling between different parts of the design. There are many iterations required to optimize the design flow. Amongst these, three iterations are marked in the flow diagram. Iteration1 comes first in the flow as the optimization of the layout of active devices, which helps in improving the rc-extracted model of the devices. Iteration2 appears when the first layout of the passive structures is drawn using the local ground planes. This iteration is used for the optimization of the passive devices, which is rather fast to perform as modelling of the individual structure is always




Fig. 31. (a) Inductance and (b) quality factor of an inductor with a ground plane for different d/r ratios (Reprinted, with permission from Publication VII ©2020 Springer).

faster. The final iteration (Iteration3) is the global EM optimization of the circuit which includes all the passive structures and their respective ground planes in a single design. This iteration includes the complete circuit and therefore it consumes more time and processing resources for detailed modelling.




Fig. 32. EM methodology design steps for mmWave circuit designs.

3.8 Transformers as resonators

Transformers are used to transform impedance, for example, the low output impedance of the power amplifier (i.e, 5 Ohms) to the 50 Ohm impedance of an antenna. Moreover, transformers are also used as frequency resonators in RF/mmWave systems due to their characteristics of generating multiple resonances [42, 100]. A circuit symbol and lumped-model of a transformer is shown in Figure 33. The performance of a transformer is characterized by the self inductance of the primary winding (L_P), the self inductance of the secondary winding (L_S), and the mutual coupling (k) between the primary and secondary inductors.




Fig. 33. Transformer schematic (a) and model with parasitics (b) (Reprinted, with permission from Publication VII ©2020 Springer).




Fig. 34. Example of a transformer layout (Reprinted, with permission from Publication VII ©2020 Springer).

The multiple-resonance feature of transformer-based resonators has enabled narrowband and wideband circuit designs for RF/mmWave applications in a compact area. A simple transformer-based resonator in Figure 33b resonates at two frequencies, i.e, f_L and f_H ,




Fig. 35. Transformer impedance with a varying coupling factor k for fixed LC values (Reprinted, with permission from Publication VII ©2020 Springer).

which can be computed by using following equations as,

$$f_L = \frac{1}{2\pi\sqrt{LC(1+k)}}, \quad (21)$$

$$f_H = \frac{1}{2\pi\sqrt{LC(1-k)}}.$$

It can be observed from equation 21 that lower values of k move the two resonances towards each other, while a higher value of k moves f_L and f_H apart from each other, as shown in Figure 35. This feature of a transformer provides a flexible design approach in designing narrowband [83] or wideband circuits [100, 42]. Various transformer layout techniques have been utilized in the literature to optimize different k values with quality factors of L_P and L_S [101, 102, 103, 104]. A 3D layout diagram of a 1:1 transformer with lateral coupling is shown in Figure 34. Extraction of the primary and secondary coil parameters is done by using the equation 20, while coupling between the coils is calculated as (two-ports excitation)

$$k = \frac{\text{Imag}(Z_{12})}{\sqrt{\text{Imag}(Z_{11}) \times \text{Imag}(Z_{22})}}. \quad (22)$$

3.9 Design and characterization of a differential reflection-type phase shifter

A quadrature coupler is a four-port device, as shown in Figure 36. When an input signal is fed at input (IN) port 1, this signal is split into through (TH) port 2 and coupled (CPL)

port 3 with equal magnitude but with a 90° phase difference between each other. The isolated port 4 (ISO), in ideal conditions has zero power transferred from the input port. These couplers are commonly used in many applications for mmWave systems, for example, the quadrature generation, signal combiners, reflection type phase shifters (RTPS), etc. An RTPS, shown in Figure 36b, is composed of a quadrature coupler in which ports 2 and 3 are terminated with resonant load circuits. An input signal incident at port 1 is reflected from port 2 and port 3 with an additional phase depending on the value of reflection due to the resonant load at the port 2 and port 3. This reflected signal is taken out from the ISO port, which is the output port. Different values of phase settings can be achieved with the help of tunability of the resonant load. An RTPS is a bi-directional passive device and can be shared in the transmitter and receiver in a transceiver system. The lengths of the silicon-based quarter wave transmission lines at 30 GHz are in the order of ~ 1 mm and, therefore, the area footprint of a TL-based quadrature coupler is a limiting factor to be extensively used in the phased array systems. The lumped-element based quadrature hybrid coupler has shown promising performance features and is being adopted in many applications [105, 106].

Publication IV proposed a differential RTPS based on co-planar waveguide (CPW) based coupled lines using vertical coupling between the differential lines. Block diagrams of coupler and RTPS are shown in Figure 36. The variable LC-based reflection load of the phase shifter is composed of a digitally tunable capacitor bank (Figure 37 a) and a fixed value inductor (Figure 37 b). The fabricated chip micrograph of the test structure is shown in Figure 38. The on-wafer measurement was performed using ground-signal-ground-signal-ground (GSGSG) differential probes. The measured insertion loss and insertion phase of the RTPS for different settings of the switching capacitor bank are shown in Figure 39. The achievable insertion phase is 115° with a 4 dBs variation in insertion loss. The performance table and the comparison with the state-of-art designs are presented in Table 5. The insertion loss variation of the RTPS is higher than the compared designs, which is mainly because of the parasitics of the switched capacitor. This is a symmetrical and bi-directional design and therefore can be used in a transceiver as a shared block between the receiver and the transmitter.




Fig. 36. Block diagrams of a 3 dB coupler and an RTPS (Reprinted, with permission from Publication IV ©2019 IEEE).






Fig. 37. Reflection load elements (a) switchable capacitor bank (b) inductor (Reprinted, with permission from Publication IV ©2019 IEEE).




Fig. 38. Micrograph of the RTPS (Reprinted, with permission from Publication IV ©2019 IEEE).




Fig. 39. Measured insertion loss from input to coupled port (Reprinted, with permission from Publication IV ©2019 IEEE).

Table 5. Comparison of RTPS with state-of-art designs (Reprinted, with permission from Publication IV ©2019 IEEE).

Parameters	This work	[107]	[108]	[109]
Type	RTPS	RTPS	RTPS	RTPS
Process	40 nm CMOS SOI	SiGe 0.13 μm	SiGe 0.13 μm	BiCMOS 55 nm
Topology	Differential	Differential	Differential	Single-ended
Freq (GHZ)	39-45	26.5-32.8	60	30-50
Phase ($^{\circ}$)	115	180	156	60
IL (dB)	9	6	6.2	5
Variation (dB)	4	2	2.2	2
Area (mm^2)	0.214	0.64	0.33	0.18

3.10 Active and passive signal combiners for mmWave phased array systems

Publication V briefly discussed different types of combiners, i.e. active combiner [42], Wilkinson combiner (distributed [37] and lumped-element based [110, 111, 112]) and a transformer-based combiner [113, 114]. Two differential 4-channel passive combiners, i.e. a transmission line (TL) based Wilkinson combiner and a transformer-based combiner, are designed at 28 GHz using 45 nm CMOS SOI technology and their simulated performances are compared.

Active combiners consist of a transconductance (g_m) stage in each channel that converts the voltage signal into a current. These currents are then combined at one common point (symmetrical voltage supply) using a common load for all g_m stages, as shown in Figure 40. MmWave active combiners are compact compared to the passive combiners; however, they are based on non-linear devices and hence burn extra power to linearize. Moreover, they are uni-directional devices and cannot be shared between the Tx and Rx in a transceiver system.

Based on $\lambda/4$ impedance transformers [37], a Wilkinson combiner outperforms all existing structures in terms of matching conditions at all ports and isolation between the combining or splitting ports. However, the bandwidth of this type of combiner is a limiting factor. A schematic diagram and its method of operation is shown in Figure 41, where one can note how an input signal (V_{in1}) at IN1 is combined with a signal at IN2 at the output terminal (OUT). However, its leakage signal (180° phase shifted) is travelled back to input IN2 and cancelled with the original signal passed through the




Fig. 40. Current-combining active combiner (Reprinted, with permission from Publication V ©2019 IEEE).

isolation resistor R_{iso} . A lumped-element based Wilkinson combiner (Figure 42) can also be realized such that the structure can be made area efficient.

A four-channel differential Wilkinson combiner based on $\lambda/4$ transmission lines is designed, as shown in Figure 43. The layout symmetry of the Wilkinson combiner is essential to make sure the equal phase and loss is present between each input and combined output. The complete structure is simulated in Momentum 2.5D EM software from Keysight. The simulation results of the insertion losses of channels and isolation between two channels are shown in Figure 44. An insertion loss of 3.7 dB and a good isolation down to -36dB at the operating frequency between two channels is observed at the center frequency.

Similarly, a 4-way differential combiner connected in a parallel configuration is designed to support 5G mmWave frequency bands. A single turn center-tapped primary coil is used as the input for each channel. The input signal from each channel is magnetically coupled with the secondary coils which are connected together electrically to combine all the channels, as shown in Figure 45. The frequency response of these transformers is exploited from their maximum magnetic coupling which generate dual resonances and only one resonance is selected around the operating frequency of 28 GHz, as described in section 3.8. The transformers are designed using lateral coupling between primary and secondary conductors to achieve maximum magnetic coupling [96]. The primary and secondary coils are drawn using thick copper layers from the technology metal stack, i.e, M7 and M8, respectively. Connecting two adjacent secondary coils together, implementing a cross-connection, as shown in Figure 45 b, significantly improves the isolation between the two inputs. This is due to the cancellation of any magnetic coupling between two coils by changing the flow of current in the opposite direction. The simulated insertion loss of the individual channels is 1.5 to 3 dB across

the wideband frequency range (23 GHz to 43 GHz), covering most of the 5G NR bands. However, isolation between the two adjacent channels is only 14 dB.

Two 4-way passive combiners, i.e, Wilkinson based and transformer based combiners, were simulated and presented in this section. The comparison shows that there is a trade-off between two combiners in terms of IL, isolation and area. Although the Wilkinson combiner provides the best isolation between two channels at the cost of larger chip areas, transformer-based combiners are compact and have very low IL. However, in terms of isolation between two adjacent channels they are not the best choice.




Fig. 41. A 2-way Wilkinson combiner (Modified from Wilkinson 1960 [37]).




Fig. 42. A 2-way Wilkinson combiner based on lumped-element $\lambda/4$ transformers (Modified from Park 2016 [110])




Fig. 43. A 2-way Wilkinson combiner based on lumped-element $\lambda/4$ transformers (Reprinted, with permission from Publication V © 2019 IEEE).




Fig. 44. Simulated results of a 4-way Wilkinson combiner (Reprinted, with permission from Publication V ©2019 IEEE).






Fig. 45. A 4-way transformer based passive combiner using parallel configuration (Reprinted, with permission from Publication V ©2019 IEEE).



(a)



(b)




Fig. 46. Simulated results for a transformer-based combiner, (a) IL and isolation between two channels, (b) amplitude difference between channels, (c) phase difference between channels (Reprinted, with permission from Publication V ©2019 IEEE).

3.11 Conclusion

This chapter mainly discussed the characteristics and layout design techniques for the silicon-based active and passive devices in order to achieve their optimum performances in mmWave phased array systems. For mmWave frequency systems, it is very important to understand the major contributors present in the intrinsic and extrinsic models of an active device which limits the maximum frequency operation of the device. These layout dependent contributors were briefly investigated and a comparison study of two different layout techniques of a cascode-connected device was also presented in this chapter. Similarly, layout dependent effects for passive devices, e.g, inductor, transformer, were also discussed, including the ground plane and port definitions. Moreover, a design methodology for the complete design flow of silicon-based mmWave circuit design was presented. This way of working would be helpful in designing mmWave circuits with a good co-relation between simulation and measurement results. In addition to aforementioned, a differential reflection-type phase shifter based on a vertically-coupled coupler and a switched-capacitor bank was presented. The layout of this structure was made compact and symmetrical which can be integrated for a bidirectional operation in a phased array channel. Finally, a brief comparison was presented between different signal combiners in a phased array system including their pros and cons in terms of drawn area, insertion loss, isolation between two combining channels, linearity and power consumption.

4 Low noise amplifiers for mmWave applications

Low noise amplifier is a key building blocks of the receiver. A typical phased array system (RF beamforming) consists of various active blocks in the signal chain, such as splitters, vector modulators, variable gain amplifiers, combiners, switches, etc. [38, 115, 48]. An LNA is the first building block and determines the minimum possible noise figure of the whole receiver system [19]. With sufficient gain and a low enough noise figure, it also limits the gain requirements of subsequent components in the signal chain and allows the use of passive structures without impacting the overall noise figure of the system. Although the phased array receiver systems benefit from array gain [48], still the noise figure of the LNA is typically dominant in the total SNR of the system. Various mmWave LNAs have been proposed in the literature, including narrowband [116], and wideband [117, 118] topologies. This chapter discusses the design techniques for mmWave low noise amplifiers consisting of narrowband, wideband and multi-band architectures. The main target applications for these LNAs are 5G NR mmWave receiver front-end systems. LNAs are designed and fabricated using 45 nm CMOS SOI process technology. The outcome of this chapter is based on the published work of VII and VIII.

4.1 40 GHz LNA

Research article VII discusses the design of a 40 GHz LNA using 45 nm CMOS SOI technology from Global Foundries. Figures 47 and 48 show the simplified schematic and the micrograph of the LNA. The LNA is composed of two cascade stages and provides single-ended to differential conversion. A common-source inductively degenerated cascode topology is used as the input stage due to its good input matching characteristics.

In the first stage, the layout of the active devices was drawn using the multi-gate technique discussed in the article VI. The size of the input devices was selected in accordance with the required current density for minimum noise figure. Noise matching was achieved by adjusting the source and gate inductances to match the optimum gate impedance of the device for noise matching. Due to its compact layout, a CPW line was used as the source degeneration inductor. The second stage was composed of differential CS amplifier. Transformer based resonators are utilized as a load for both stages. The transformers were designed to achieve maximum coupling characteristics between the primary and secondary coils to resonate the load capacitance at 40 GHz with its first




Fig. 47. Schematic of 40 GHz narrowband LNA (Reprinted, with permission from Publication VII ©2020 Springer).

resonance as described in Section 3.8. The first stage transformer also performed a balun function to convert the single-ended signal into a differential signal. The total area of the LNA including GSG pads is $350 \mu\text{m} \times 1061 \mu\text{m}$. The LNA was measured using GSG probes and de-embedding was performed up to the probe tips using external calibration structures. The measured and simulated s-parameters and noise figure from single-ended output of the LNA were plotted in Figure 49. The LNA achieved a peak gain of 10.2 dB and a noise figure of 4.2 dB at 40 GHz. Input and output return loss (S11 and S22) showed a slight downward frequency shift compared with simulations, which resulted in a reduction of the gain. The measured noise figure of the LNA was closed to the simulation value. The LNA consumed 13 mW from a voltage supply of 1V. This design was an effort to understand and validate the design methods of the layout in order to achieve the optimum performance of the overall building block at 40 GHz frequency. To benchmark the performance fo the LNA, a figure of merit (FOM) was used and is defined as

$$FOM = \frac{Gain[abs] \times 1000}{(F - 1)[abs] \times P_{DC}[mW]} ((Watt)^{-1}), \quad (23)$$

where F is the noise factor, i.e, $F = 10^{NF/10}$. Key measured results were compared with published LNAs at 40 GHz in Table 6. The proposed LNA demonstrated the lowest power consumption with one of the best FOM, except [119].






Fig. 48. Micrograph of 40 GHz LNA (Reprinted, with permission from Publication VII ©2020 Springer).



(a)



(b)

Fig. 49. Measured results of 40 GHz LNA (a) s-parameters, (b) noise figure (Reprinted, with permission from Publication VII ©2020 Springer).

Table 6. Performance comparison of 40 GHz LNA with existing SOA LNAs (Reprinted, with permission from Publication VII ©2020 Springer).

Parameters	This work	[120]	[119]	[121]	[122]
Technology	45 nm SOI	130 nm CMOS	90 nm CMOS	65 nm CMOS	90nm SOI
<i>Freq</i> (GHz)	40	38	37	42	26-42
<i>Max.Gain</i> (dB)	10.2	12.6	13.8	14.3	11.9
<i>NF</i> (dB)	4.2	4	3.8	6	4.2
<i>P_{diss}</i> (mW)	13	24	18	43.2	40.8
<i>P_{1dB}</i> (dBm)	-11	N/A	N/A	N/A	N/A
<i>FOM</i> ((Watt) ⁻¹)	152	117	194	40	58
<i>ChipArea</i> (mm ²)	0.31	0.252	0.48	0.286	0.18

4.2 Millimeter wave frequency reconfigurable LNAs

Frequency reconfigurable LNAs (FR-LNAs) have been commonly used for supporting multiple communication standards using shared hardware at lower frequency ranges [123, 124, 125, 126]. MmWave multiband structures or resonators have been extensively used for voltage controlled oscillator designs [127, 128, 129]. A frequency reconfigurable RF/mmWave LNA requires that either (or both) of their input matching network and load have the capability to switch its resonance frequencies. Four possible design topologies of FR-LNAs are shown in Figure 50. Figure 50a and 50b are based on a single-input and a single-output topology. In Figure 50a, a single wideband matching network is utilized at the input covering all the possible frequency bands with a switchable load at the output. Although this technique benefits from smaller area footprint, however, band selectivity at the input is the worst amongst other options. A tunable matching network can replace the wideband network, as shown in Figure 50b. This technique requires the use of switches at the input of the LNA which leads to an additional loss or noise figure. A third approach of an input matching network is shown in Figure 50c, which utilizes a separate matching network for each frequency band, and the selection of the band (at input) is performed in its transconductance block. Though this approach offers a good selectivity option at the input, it requires more area for the implementation. Similarly, a dedicated load network for each band can replace the tunable load at the output but at the expense of larger chip area (Figure 50d).

This section describes the design of frequency reconfigurable LNAs for mmWave frequency bands including 24 GHz, 28 GHz and 39 GHz from the 5G NR standard. A




Fig. 50. Block diagrams of multi-band LNAs (Reprinted, with permission from Publication VIII ©2020 IEEE).

digitally controlled switchable resonator load based on the work presented in paper VIII is used for the resonance tuning of the LNAs. These FR-LNAs are designed and fabricated using 45 nm CMOS SOI technology from Global Foundries. Sub-sections 4.2.1 and 4.2.2 describe the design of FR-LNAs based on the architecture in Figure 50a and 50b, respectively.

4.2.1 Frequency reconfigurable LNA1

A simplified schematic of FR-LNA1 is shown in Figure 51a. The LNA design is based on the architecture in Figure 50a, where the input matching of the LNA is implemented using a wideband matching technique, as shown in Figure 51b. LNA is composed of two stages using transistors M1 to M4, where a tunable resonance load consisting of a combination of switching capacitors (C1 and C2) and a variable inductor is utilized. The

resonant load is designed in such a way that the minimum variation in the quality factor is observed at all possible tuning states. A similar load is utilized for both cascading stages.

The micrograph of the LNA including GSG pads is shown in Figure 52. The simulated results of the s-parameters and noise figure at different frequency band settings are shown in Figure 53, while the measured s-parameters and noise Figure of the FR-LNA1 at two band settings are shown in Figure 54.




Fig. 51. Schematic of LNA1 (Reprinted, with permission from Publication VIII ©2020 IEEE).




Fig. 52. Chip micrograph of LNA1 (Reprinted, with permission from Publication VIII ©2020 IEEE).




Fig. 53. Simulation results of FR LNA1 (a) s-parameters (b) noise figure (Reprinted, with permission from Publication VIII ©2020 IEEE).

The S21 response of LNA at 39 GHz band setting is aligned well with the simulations, while lower frequency bands are shifted downwards, resulting in a reduced gain. This is due to the fact that the ground return path for resonator capacitors were not modelled perfectly during the design phase, as shown in Figure 55. The input and output resonators see additional and unwanted inductances of 150pH and 90 pH, respectively. These additional inductances in the ground return path caused the downward frequency shift in the load resonance which resulted in a decreased gain. However, the input return loss was close to the simulations due to which noise figure values were not impacted from the aforementioned modelling discrepancy.




Fig. 54. Measurement results of FR LNA1 (a) s-parameters (b) noise figure (Reprinted, with permission from Publication VIII ©2020 IEEE).




Fig. 55. Modelling discrepancy in ground return path (Reprinted, with permission from Publication VIII ©2020 IEEE).

4.2.2 Frequency reconfigurable LNA2

The FR-LNA2 is designed by using three parallel inputs for each frequency band, a simplified schematic of which is shown in Figure 56. This design is similar to the architecture presented in Figure 50(c), where input circuit consists of a matching network together with its common-source transistor (M1 to M3). The collector terminals of these common-source transistors are connected to a single common-gate transistor (M4). At a given frequency band setting, a single input transistor is biased on keeping the remaining

two transistors in an off-state. A similar tunable resonator load as in FR-LNA1 is used in FR-LNA2; the micrograph of the LNA is shown in Figure 57, the fabricated area of which is $1028\mu\text{m} \times 677\mu\text{m}$, including the input and output GSG pads. The simulated and the measured results at different band settings are shown in Figures 58 and 59, respectively. The measured results at lower frequency band settings show a similar discrepancy due to the modelling inaccuracy of the ground return path. The input return loss of the different inputs and noise Figure are close to the simulated values.

These two proposed FR-LNAs provide an insight into two different kinds of scalable architectures for 5G (mmWave) communication systems. Furthermore, this work provided an overview for the challenges involved in designing the complex switchable structures for mmWave frequency operations. As the frequency increases, the parasitic components associated with the MOS switches become more critical and, therefore, impose more stringent limitations to their full operations. Having said that, a single tuning element, e.g., switched capacitor, is not sufficient to tune a larger fractional bandwidth at mmWave frequencies. With the help of two tuning elements, i.e., an inductor and a capacitor, it becomes possible to achieve the targeted frequency range. The on-wafer measurement results of both FR-LNAs are compared with the published wideband LNAs around a similar frequency range in Table 7, where it can be observed that the presented LNAs offer sufficient performances for key parameters and could be




Fig. 56. Schematic of LNA2 (Reprinted, with permission from Publication VIII ©2020 IEEE).




Fig. 57. Chip micrograph of FR LNA2 (Reprinted, with permission from Publication VIII ©2020 IEEE).




Fig. 58. Simulation results of an FR LNA2 (a) S-parameters (b) Noise figure (Reprinted, with permission from Publication VIII ©2020 IEEE).




Fig. 59. Measurement results of an FRLNA2 (a) s-parameters (b) noise figure (Reprinted, with permission from Publication VIII ©2020 IEEE).

used towards the implementation of frequency scalable systems for multi-standard 5G mmWave systems.

4.2.3 Comparison of different topologies

Two proposed LNA structures have their respective trade-offs depending on the requirement of the system in which they are implemented. For example, the FR-LNA1 would be a suitable choice for a phased array system due to its compact size that can be integrated into a single receiver channel. However, the wideband input matching of this structure could lead to its intolerance for unwanted blockers at different frequencies that could result in the distortion of the whole system. Contrarily, the FR-LNA2 structure offers good filtering properties at each input which relaxes the overall system requirements for additional filtering at the input but at the cost of increased area footprint.

The design of the three mmWave LNAs covering frequency bands n257, n258 and n260 of 5G New Radio standards were presented in this chapter. The 40 GHz LNA design was based on a cascode device with a multi-gate layout technique which benefits from the reduced resistance of the wiring at the gate terminal of the common-emitter device. Different architecture options for frequency reconfigurable LNAs were also analysed based on the tunable resonant load, the drawn area and implementation complexity for mmWave frequency operations. Two FR-LNAs structures were designed using a similar resonant load that enabled the frequency response tuning from 24 GHz to

39 GHz. These FR-LNA structures provided good insights into the challenges involved in designing other reconfigurable building blocks at mmWave frequencies, e.g, PA, buffers and mixers, etc.

Table 7. Performance comparison of FR LNAs (Reprinted, with permission from Publication VIII ©2020 IEEE).

Parameters	FR-LNA1	FR-LNA2	[130]	[46]	[122]
Process	45 nm SOI	45 nm SOI	65 nm CMOS	45 nm SOI	90 nm SOI
Configuration	Multi-band	Multi-band	WB	WB	WB
<i>Freq</i> (GHz)	22/39	24/28/39	16-30	24-28	26-42
<i>Max.Gain</i> (dB)	8.5/12.9	9.5/12/15.5	10.2	8.5	11.9
<i>NF</i> (dB)	3.8/4.9	4.5/4.5/5.5	3.3-5.7	4.0	3.6-4.2
<i>P_{diss}</i> (mW)	15.5	20.68	12.4	12	40.8
<i>P_{1dB}</i> (dBm)	-11/-16	-12/-13/-16.5	N/A	N/A	N/A
<i>ChipArea</i> (mm ²)	0.317	0.69	0.135	N/A	0.18

5 Conclusions

The main objective of this thesis was to study the various design techniques of mmWave integrated circuits towards the implementation of complex 5G radio systems. In order to meet the comprehensive research target, the goal was divided into several research questions. These questions mainly target the following research topics: the study of the various types of beamforming architectures and their optimum use in energy hungry 5G systems, the development of a phased array receiver FE IC with multiple data streams and off-chip filtered input matching network design, the conductive measurements of a single channel, the layout design techniques for active and passive devices to achieve optimum performance at mmWave frequencies, electromagnetic modelling techniques, and the design and analysis of various mmWave LNAs covering 5G mmWave frequency bands. The author's main contributions and those which attempted to answer the aforementioned research questions are summarized in the original peer-reviewed research articles I - VIII.

First, various beamforming architectures were studied to understand different key parameters, e.g. area, power consumption, implementation complexity. Then, a fully integrated four-elements phased array receiver FE was designed supporting two simultaneous data streams implemented within the same silicon die. In order to reduce its complexity, this design was based on RF beamforming architecture. An IQ vector modulator topology was utilized to realize the programmable phase shift with fine step tuning. Input matching of the receiver channels was implemented by using off-chip transmission lines based impedance transformers which provided an insight into how to implement impedance transformation in a multi-technology environment.

Second of all, understanding the layout related effects from interconnects in active and passive devices has a significant importance in designing integrated circuits for mmWave frequencies. Various layout techniques of these devices were studied and designed to find the major constraints to reach their optimum performance. Two cascode connected active devices with separate layout styles were designed and characterised, and their maximum frequency operations were compared. The accurate electromagnetic modelling of passives is very important to model the parasitic effects (e.g. unwanted coupling) of a passive device with its neighbouring environment. A strategy of port definition, selection of an appropriate ground plane, and an overall methodology was proposed in this thesis. A 40 GHz 2-stage LNA was designed based on the aforementioned techniques for active and passive devices. A differential reflection-type phase shifter based on a vertically-coupled CPW line coupler was demonstrated. The

design of this phase shifter was an attempt to integrate big $\lambda/4$ based structures to fit in a phased array channel with a compact area. MmWave signal combiners for phased arrays receiver are briefly discussed on the basis of drawn area, power consumption, isolation and insertion loss. Furthermore, a 4-way compact signal combiner based on a current-combining technique using transformers is proposed and compared with a traditional Wilkinson power combiner.

Thirdly, multiple frequency bands for 5G mmWave systems have been allocated by 3GPP standards, which has created the need for designing a separate FE system for each frequency band. However, a single wideband FE system can serve all the frequency bands at the same time, or alternatively, a frequency reconfigurable FE system can also be helpful with additional benefits of filtering. Two separate frequency reconfigurable LNA structures were proposed to switch all possible frequency bands, i.e., 24GHz, 28GHz and 39 GHz. The first structure (FR-LNA1) employed a single input and single output structure with a wideband input matching network. The second approach (FR-LNA2) used separate inputs with their respective matching networks for each frequency band, i.e., 24GHz, 28GHz and 39 GHz. A tunable resonant load is proposed based on a magnetically tuned variable inductor and switched capacitors. Two structures utilized a similar resonant load, the performance of which were verified from their implemented prototypes. FR-LNA1 offered better noise performance because there was no switch utilized at the input. However, FR-LNA2 demonstrated better filtering properties at the input that could relax the input filtering requirements of the overall system. Due to the compactness of the FR-LNA1, it could be the preferred choice for integration in a phased array channel.

Successful development of silicon-based complex 5G mmWave system requires prior understanding of the peak performance of active devices offered by the process technology, design methodologies to reduce the layout related parasitic effects, and modelling of these unwanted parasitic effects. Methods and design techniques proposed in this thesis will assist the seamless processes in the development of future silicon-based mobile communication systems. For example, the design of the 4×2 input matching network presented in section 2.5 offers insights into the co-designing approach for those designs consisting of multiple technologies. The signal combiners presented in sections 2.5 and 3.10 provide a good understanding of the compact implementation of such signal combiners in phased array systems. Similarly, the observations in the design of FR-LNAs presented in section 4.2 are beneficial in the implementation of multi-standard radios for mmWave communication systems. Moreover, these findings should be extended further to improve the design methodologies of the complex mmWave systems. One suggestion for the future development of such systems is to co-design of the silicon

ICs together with their relevant die packages, where part of the input or output matching networks can be implemented in the package to improve the transition losses.

References

- [1] 3GPP, “User equipment (ue) radio transmission and reception (release 15),” 3rd Generation Partnership Project (3GPP), Technical Specification (TS), December 2018.
- [2] G. R. Maccartney, T. S. Rappaport, S. Sun, and S. Deng, “Indoor office wideband millimeter-wave propagation measurements and channel models at 28 and 73 GHz for ultra-dense 5G wireless networks,” *IEEE Access*, vol. 3, pp. 2388–2424, 2015.
- [3] T. Yu and G. M. Rebeiz, “A 4-channel 24–27 GHz CMOS differential phased-array receiver,” in *2009 IEEE Radio Frequency Integrated Circuits Symposium*, 2009, pp. 455–458.
- [4] T. Shimura, T. Ohshima, and Y. Ohashi, “A 28-GHz phased-array receiver with an on-chip bist function by using a shielded symmetrical signal distributor,” in *2019 49th European Microwave Conference (EuMC)*, 2019, pp. 618–621.
- [5] Xiang Guan, H. Hashemi, and A. Hajimiri, “A fully integrated 24-GHz eight-element phased-array receiver in silicon,” *IEEE Journal of Solid-State Circuits*, vol. 39, no. 12, pp. 2311–2320, Dec 2004.
- [6] Y. Wang, R. Wu, J. Pang, D. You, A. A. Fadila, R. Saengchan, X. Fu, D. Matsumoto, T. Nakamura, R. Kubozono, M. Kawabuchi, B. Liu, H. Zhang, J. Qiu, H. Liu, N. Oshima, K. Motoi, S. Hori, K. Kunihiro, T. Kaneko, A. Shirane, and K. Okada, “A 39-GHz 64-element phased-array transceiver with built-in phase and amplitude calibrations for large-array 5G NR in 65-nm CMOS,” *IEEE Journal of Solid-State Circuits*, pp. 1–1, 2020.
- [7] H. C. Park and et. al, “39 GHz-band CMOS 16-channel phased-array transceiver ic with a companion dual-stream IF transceiver IC for 5G NR base-station applications,” in *2020 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, Feb 2020, pp. 1–3.
- [8] R. Garg and et. al, “A 28 GHz 4-element mimo beam-space array in 65 nm CMOS with simultaneous spatial filtering and single-wire frequency-domain multiplexing,” in *2020 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, Feb 2020, pp. 1–3.
- [9] s. Mondal and et. al, “A 28/37GHz scalable, reconfigurable multi-layer hybrid/digital mimo transceiver for tdd/fdd and full-duplex communication,” in *2020 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, Feb 2020, pp. 1–3.
- [10] T. Georgantas and et. al, “9.1 a 13mm² 40 nm multiband gsm/edge/hspa+/tdscdma/lte transceiver,” in *2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, Feb 2015, pp. 1–3.
- [11] M. Gustafsson, A. Parssinen, P. Bjorksten, M. Makitalo, A. Uusitalo, S. Kallioinen, J. Hallivuori, P. Korpi, S. Rintamaki, I. Urvas, T. Saarela, and T. Suhonen, “A low noise figure 1.2-v CMOS gps receiver integrated as a part of a multimode receiver,” in *2006 Proceedings of the 32nd European Solid-State Circuits Conference*, 2006, pp. 78–81.
- [12] “LTE,” <https://en.wikipedia.org/wiki/LTEtelecommunication>, accessed: 2020-01-06.
- [13] A. Niknejad and et. al, *Millimeter-Wave Circuits for 5G and Radar*. Cambridge University Press, 2019, p. 1–17.
- [14] “LTE Advanced,” <https://en.wikipedia.org/wiki/LTEAdvanced>, accessed: 2020-01-06.
- [15] T. Tuovinen, N. Tervo, and A. Pärssinen, “RF system requirement analysis and simulation methods towards 5G radios using massive mimo,” in *2016 46th European Microwave Conference (EuMC)*, Oct 2016, pp. 142–45.

- [16] T. Tuovinen and et. al, "Downlink output power requirements with an experimental-based indoor los/nlos mimo channel models at 10 GHz to provide 10 Gbit/s," in *2016 46th European Microwave Conference (EuMC)*, 2016, pp. 505–508.
- [17] T. Tuovinen, N. Tervo, and A. Pärssinen, "Analyzing 5G RF system performance and relation to link budget for directive mimo," *IEEE Transactions on Antennas and Propagation*, vol. 65, no. 12, pp. 6636–6645, Dec 2017.
- [18] S. Sun, T. S. Rappaport, T. A. Thomas, A. Ghosh, H. C. Nguyen, I. Z. Kovács, I. Rodriguez, O. Koymen, and A. Partyka, "Investigation of prediction accuracy, sensitivity, and parameter stability of large-scale propagation path loss models for 5G wireless communications," *IEEE Transactions on Vehicular Technology*, vol. 65, no. 5, pp. 2843–2860, May 2016.
- [19] H. T. Friis, "A note on a simple transmission formula," *Proceedings of the IRE*, vol. 34, no. 5, pp. 254–256, May 1946.
- [20] T. S. Rappaport, Y. Xing, G. R. MacCartney, A. F. Molisch, E. Mellios, and J. Zhang, "Overview of millimeter wave communications for fifth-generation (5G) wireless networks—with a focus on propagation models," *IEEE Transactions on Antennas and Propagation*, vol. 65, no. 12, pp. 6213–6230, Dec 2017.
- [21] S. K. Reynolds, A. S. Natarajan, M. Tsai, S. Nicolson, J. C. Zhan, D. Liu, D. G. Kam, O. Huang, A. Valdes-Garcia, and B. A. Floyd, "A 16-element phased-array receiver ic for 60-GHz communications in sige BiCMOS," in *2010 IEEE Radio Frequency Integrated Circuits Symposium*, May 2010, pp. 461–464.
- [22] Xiang Guan, H. Hashemi, and A. Hajimiri, "A fully integrated 24-GHz eight-element phased-array receiver in silicon," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 12, pp. 2311–2320, 2004.
- [23] H. Krishnaswamy, *Architectures and Integrated Circuits For RF and Mm-Wave Multiple-antenna Systems on Silicon*. PhD. Thesis, University of Southern California, 2009.
- [24] R. Mailloux, *Phased Array Antenna Handbook*, ser. Antennas and Propagation Library. Artech House, 2005. [Online]. Available: <https://books.google.fr/books?id=v-htQgAACAAJ>
- [25] M. Longbrake, "True time-delay beamsteering for radar," in *2012 IEEE National Aerospace and Electronics Conference (NAECON)*, 2012, pp. 246–249.
- [26] C. Andrews and A. C. Molnar, "Implications of passive mixer transparency for impedance matching and noise figure in passive mixer-first receivers," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, no. 12, pp. 3092–3103, 2010.
- [27] F. U. Haq, M. Englund, Y. Antonov, M. Tenhunen, K. Stadius, M. Kosunen, K. B. Östman, K. Koli, and J. Rynnänen, "A six-phase two-stage blocker-tolerant harmonic-rejection receiver," *IEEE Transactions on Microwave Theory and Techniques*, pp. 1–13, 2020.
- [28] Y. Xu, J. Zhu, and P. R. Kinget, "A blocker-tolerant RF front end with harmonic-rejecting n -path filter," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 2, pp. 327–339, 2018.
- [29] Pingyue Song and H. Hashemi, "Wideband mm-wave phase shifters based on constant-impedance tunable transmission lines," in *2016 IEEE MTT-S International Microwave Symposium (IMS)*, May 2016, pp. 1–4.
- [30] W. H. Woods, A. Valdes-Garcia, H. Ding, and J. Rascoe, "CMOS millimeter wave phase shifter based on tunable transmission lines," in *Proceedings of the IEEE 2013 Custom Integrated Circuits Conference*, Sep. 2013, pp. 1–4.
- [31] K. Koh and G. M. Rebeiz, "0.13- μ m CMOS phase shifters for x-, ku-, and k-band phased arrays," *IEEE Journal of Solid-State Circuits*, vol. 42, no. 11, pp. 2535–2546, Nov 2007.
- [32] K. Koh and et. al, "A 0.13- μ m CMOS digital phase shifter for k-band phased arrays," in *2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium*, June 2007, pp. 383–386.

- [33] K. Koh and G. M. Rebeiz, "A 6–18 GHz 5-bit active phase shifter," in *2010 IEEE MTT-S International Microwave Symposium*, May 2010, pp. 792–795.
- [34] A. Asoodeh and M. Atarodi, "A full 360° vector-sum phase shifter with very low rms phase error over a wide bandwidth," *IEEE Transactions on Microwave Theory and Techniques*, vol. 60, no. 6, pp. 1626–1634, June 2012.
- [35] T. Yu and G. M. Rebeiz, "A 24 GHz 6-bit CMOS phased-array receiver," *IEEE Microwave and Wireless Components Letters*, vol. 18, no. 6, pp. 422–424, June 2008.
- [36] A. Asoodeh and M. Atarodi, "A full 360° vector-sum phase shifter with very low rms phase error over a wide bandwidth," *IEEE Transactions on Microwave Theory and Techniques*, vol. 60, no. 6, pp. 1626–1634, June 2012.
- [37] E. J. Wilkinson, "An n-way hybrid power divider," *IRE Transactions on Microwave Theory and Techniques*, vol. 8, no. 1, pp. 116–118, January 1960.
- [38] D. Shin and G. M. Rebeiz, "A high-linearity x-band four-element phased-array receiver: CMOS chip and packaging," *IEEE Transactions on Microwave Theory and Techniques*, vol. 59, no. 8, pp. 2064–2072, Aug 2011.
- [39] Y. Yeh, B. Walker, E. Balboni, and B. Floyd, "A 28-GHz phased-array receiver front end with dual-vector distributed beamforming," *IEEE Journal of Solid-State Circuits*, vol. 52, no. 5, pp. 1230–1244, May 2017.
- [40] J. Kim and G. M. Rebeiz, "Miniature four-way and two-way 24 GHz wilkinson power dividers in 0.13 μm CMOS," *IEEE Microwave and Wireless Components Letters*, vol. 17, no. 9, pp. 658–660, Sep. 2007.
- [41] D. Zhang, Y. Wang, X. Li, and W. Xiang, "Hybridly connected structure for hybrid beamforming in mmwave massive mimo systems," *IEEE Transactions on Communications*, vol. 66, no. 2, pp. 662–674, Feb 2018.
- [42] S. Mondal, R. Singh, A. I. Hussein, and J. Paramesh, "A 25–30 GHz fully-connected hybrid beamforming receiver for mimo communication," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 5, pp. 1275–1287, May 2018.
- [43] T. Yu and G. M. Rebeiz, "A 22–24 GHz 4-element CMOS phased array with on-chip coupling characterization," *IEEE Journal of Solid-State Circuits*, vol. 43, no. 9, pp. 2134–2143, Sep. 2008.
- [44] S. Kishimoto, N. Orihashi, Y. Hamada, M. Ito, and K. Maruhashi, "A 60-GHz band CMOS phased array transmitter utilizing compact baseband phase shifters," in *2009 IEEE Radio Frequency Integrated Circuits Symposium*, June 2009, pp. 215–218.
- [45] V. Bhagavatula, T. Zhang, A. R. Suvarna, and J. C. Rudell, "An ultra-wideband IF millimeter-wave receiver with a 20 GHz channel bandwidth using gain-equalized transformers," *IEEE Journal of Solid-State Circuits*, vol. 51, no. 2, pp. 323–331, Feb 2016.
- [46] U. Kodak and G. M. Rebeiz, "A 42mw 26–28 GHz phased-array receive channel with 12 dB gain, 4 dB nf and 0 dBm iip3 in 45 nm CMOS SOI," in *2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, May 2016, pp. 348–351.
- [47] B. Sadhu, Y. Tousi, J. Hallin, S. Sahl, S. K. Reynolds, Renström, K. Sjögren, O. Haapalahti, N. Mazor, B. Bokinge, G. Weibull, H. Bengtsson, A. Carlinger, E. Westesson, J. Thillberg, L. Rexberg, M. Yeck, X. Gu, M. Ferriss, D. Liu, D. Friedman, and A. Valdes-Garcia, "A 28-GHz 32-element trx phased-array ic with concurrent dual-polarized operation and orthogonal phase and gain control for 5G communications," *IEEE Journal of Solid-State Circuits*, vol. 52, no. 12, pp. 3373–3391, Dec 2017.
- [48] A. Natarajan, S. K. Reynolds, M. Tsai, S. T. Nicolson, J. C. Zhan, D. G. Kam, D. Liu, Y. O. Huang, A. Valdes-Garcia, and B. A. Floyd, "A fully-integrated 16-element phased-array receiver in sige BiCMOS for 60-GHz communications," *IEEE Journal of Solid-State Circuits*, vol. 46, no. 5, pp. 1059–1075, May 2011.

- [49] H. Kim, B. Park, S. Oh, S. Song, J. Kim, S. Kim, T. Moon, S. Kim, J. Chang, S. Kim, W. Kang, S. Jung, G. Tak, J. Du, Y. Suh, and Y. Ho, "A 28 GHz CMOS direct conversion transceiver with packaged antenna arrays for 5G cellular system," in *2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, June 2017, pp. 69–72.
- [50] S. Zihir, O. D. Gurbuz, A. Kar-Roy, S. Raman, and G. M. Rebeiz, "60-GHz 64- and 256-elements wafer-scale phased-array transmitters using full-reticle and subreticle stitching techniques," *IEEE Transactions on Microwave Theory and Techniques*, vol. 64, no. 12, pp. 4701–4719, Dec 2016.
- [51] M. Y. Javed, N. Tervo, and A. Pärssinen, "Inter-beam interference reduction in hybrid mmw beamforming transceivers," in *2018 IEEE 29th Annual International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC)*, 2018, pp. 220–224.
- [52] A. M. Niknejad, S. Thyagarajan, E. Alon, Y. Wang, and C. Hull, "A circuit designer's guide to 5G mm-wave," in *2015 IEEE Custom Integrated Circuits Conference (CICC)*, Sep. 2015, pp. 1–8.
- [53] Y. Tsvividis, *Millimeter wave wireless communications*. McGraw-Hill, 1987.
- [54] K. Dasgupta, S. Daneshgar, C. Thakkar, J. Jaussi, and B. Casper, "A 26 dBm 39 GHz power amplifier with 26.6% pae for 5G applications in 28 nm bulk CMOS," in *2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, June 2019, pp. 235–238.
- [55] S. N. Ali, P. Agarwal, S. Mirabbasi, and D. Heo, "A 42–46.4% pae continuous class-f power amplifier with cgd neutralization at 26–34 GHz in 65 nm CMOS for 5G applications," in *2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, June 2017, pp. 212–215.
- [56] C. Li, O. El-Aassar, A. Kumar, M. Boenke, and G. M. Rebeiz, "Lna design with CMOS SOI process-1.4dB nf k/ka band lna," in *2018 IEEE/MTT-S International Microwave Symposium - IMS*, June 2018, pp. 1484–1486.
- [57] J. Saijets, "Mosfet RF characterization using bulk and SOI CMOS technologies: Dissertation," 2007.
- [58] B. Razavi, Ran-Hong Yan, and K. F. Lee, "Impact of distributed gate resistance on the performance of mos devices," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, vol. 41, no. 11, pp. 750–754, Nov 1994.
- [59] P. R. de la Houssaye, C. E. Chang, B. Offord, G. Imthurn, R. Johnson, P. M. Asbeck, G. A. Garcia, and I. Lagnado, "Microwave performance of optically fabricated t-gate thin film silicon-on-sapphire based mosfet's," *IEEE Electron Device Letters*, vol. 16, no. 6, pp. 289–292, June 1995.
- [60] P. G. M. Baltus, A. G. Wagemans, R. Dekker, A. Hoogstraate, H. Maas, A. Tombeur, and J. van Sinderen, "A 3.5-mw, 2.5-GHz diversity receiver and a 1.2-mw, 3.6-GHz vco in silicon on anything," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 12, pp. 2074–2079, Dec 1998.
- [61] J. N. Burghartz, D. C. Edelstein, M. Soyuer, H. A. Ainspan, and K. A. Jenkins, "RF circuit design aspects of spiral inductors on silicon," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 12, pp. 2028–2034, Dec 1998.
- [62] N. P. Pham, P. M. Sarro, K. T. Ng, and J. N. Burghartz, "A micromachining post-process module with pattern transfer in deep cavities for RF silicon technology," in *Technical Digest. MEMS 2001. 14th IEEE International Conference on Micro Electro Mechanical Systems (Cat. No.01CH37090)*, Jan 2001, pp. 345–348.
- [63] F. Gacim, "Modelling, characterisation and optimization of substrate losses in RF switch ic design for wlan applications," Ph.D. dissertation, 12 2017.
- [64] B. K. Esfeh, S. Makovejev, D. Basso, E. Desbionnets, V. Kilchytska, D. Flandre, and J. Raskin, "RF SOI CMOS technology on 1st and 2nd generation trap-rich high resistivity

- SOI wafers,” *Solid-State Electronics*, vol. 128, pp. 121 – 128, 2017, extended papers selected from EUROSOI-ULIS 2016.
- [65] B. K. Esfeh, V. Kilchytska, D. Flandre, and J. Raskin, “RF SOI CMOS technology on 1st and 2nd generation trap-rich high resistivity SOI wafers,” in *2016 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS)*, Jan 2016, pp. 159–161.
- [66] J. Raskin, “SOI technology pushes the limits of CMOS for RF applications,” in *2016 IEEE 16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)*, Jan 2016, pp. 17–20.
- [67] SOITEC. White Paper: Innovative RF-SOI Wafers for Wireless Applications. <https://www.soitec.com>. Accessed: 2020-01-19.
- [68] M. B. Shifrin, P. J. Katzin, and Y. Ayasli, “Monolithic fet structures for high-power control component applications,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 37, no. 12, pp. 2134–2141, Dec 1989.
- [69] J. Raskin, A. Viviani, D. Flandre, and J. Colinge, “Substrate crosstalk reduction using SOI technology,” *IEEE Transactions on Electron Devices*, vol. 44, no. 12, pp. 2252–2261, Dec 1997.
- [70] J. Costa, M. Carroll, J. Jorgenson, T. Mckay, T. Ivanov, T. Dinh, D. Kozuch, G. Remoundos, D. Kerr, A. Tombak, J. McMaken, and M. Zybura, “A silicon RFCMOS SOI technology for integrated cellular/wlan RF tx modules,” in *2007 IEEE/MTT-S International Microwave Symposium*, June 2007, pp. 445–448.
- [71] S. Pornpromlikit, J. Jeong, C. D. Presti, A. Scuderi, and P. M. Asbeck, “A 33-dBm 1.9-GHz silicon-on-insulator CMOS stacked-fet power amplifier,” in *2009 IEEE MTT-S International Microwave Symposium Digest*, June 2009, pp. 533–536.
- [72] B. Cui, J. R. Long, and D. L. Hareme, “A 1.7-dB minimum nf, 22-32 GHz low-noise feedback amplifier with multistage noise matching in 22-nm SOI-CMOS,” in *2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, June 2019, pp. 211–214.
- [73] J. Sharma and H. Krishnaswamy, “216- and 316-GHz 45-nm SOI CMOS signal sources based on a maximum-gain ring oscillator topology,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 61, no. 1, pp. 492–504, Jan 2013.
- [74] O. Inac, M. Uzunkol, and G. M. Rebeiz, “45-nm CMOS SOI technology characterization for millimeter-wave applications,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 62, no. 6, pp. 1301–1311, June 2014.
- [75] C. Tinella, J. M. Fournier, D. Belot, and V. Knopik, “A 0.7dB insertion loss CMOS-SOI antenna switch with more than 50dB isolation over the 2.5 to 5 GHz band,” in *Proceedings of the 28th European Solid-State Circuits Conference*, 2002, pp. 483–486.
- [76] K. Harish, “Lecture notes in Towards 5G: Millimeter Wave Integrated Circuits 60 GHz and beyond,” June 2016.
- [77] P. Reynaert, “Lecture notes in CMOS PA design at mm-wave,” February 2018.
- [78] T. O. Dickson, K. H. K. Yau, T. Chalvatzis, A. M. Mangan, E. Laskin, R. Beerkens, P. Westergaard, M. Tazlauanu, M. Yang, and S. P. Voinigescu, “The invariance of characteristic current densities in nanoscale mosfets and its impact on algorithmic design methodologies and design porting of si(ge) (Bi)CMOS high-speed building blocks,” *IEEE Journal of Solid-State Circuits*, vol. 41, no. 8, pp. 1830–1845, Aug 2006.
- [79] J. A. Jayamon, J. F. Buckwalter, and P. M. Asbeck, “Multigate-cell stacked fet design for millimeter-wave CMOS power amplifiers,” *IEEE Journal of Solid-State Circuits*, vol. 51, no. 9, pp. 2027–2039, Sep. 2016.

- [80] K. Datta and H. Hashemi, "75 – 105 GHz switching power amplifiers using high-breakdown, high-fmax multi-port stacked transistor topologies," in *2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, May 2016, pp. 306–309.
- [81] B. Heydari, M. Bohsali, E. Adabi, and A. M. Niknejad, "Millimeter-wave devices and circuit blocks up to 104 GHz in 90 nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 42, no. 12, pp. 2893–2903, Dec 2007.
- [82] S. Pornpromlikit, H. Dabag, B. Hanafi, J. Kim, L. E. Larson, J. F. Buckwalter, and P. M. Asbeck, "A q-band amplifier implemented with stacked 45-nm CMOS fets," in *2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)*, Oct 2011, pp. 1–4.
- [83] D. Zhao and P. Reynaert, "A 60-GHz dual-mode class ab power amplifier in 40-nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 48, no. 10, pp. 2323–2337, Oct 2013.
- [84] F. Ellinger, "26-42 GHz SOI CMOS low noise amplifier," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 3, pp. 522–528, March 2004.
- [85] S. Pellerano, Y. Palaskas, and K. Soumyanath, "A 64 GHz lna with 15.5 dB gain and 6.5 dB nf in 90 nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 43, no. 7, pp. 1542–1552, July 2008.
- [86] M. Parlak and J. F. Buckwalter, "A 2.9-dB noise figure, q-band millimeter-wave CMOS SOI lna," in *2011 IEEE Custom Integrated Circuits Conference (CICC)*, Sep. 2011, pp. 1–4.
- [87] B. Heydari, P. Reynaert, E. Adabi, M. Bohsali, B. Afshar, M. A. Arbabian, and A. M. Niknejad, "A 60-GHz 90-nm CMOS cascode amplifier with interstage matching," in *2007 European Microwave Integrated Circuit Conference*, Oct 2007, pp. 88–91.
- [88] D. Pepe and D. Zito, "32 dB gain 28 nm bulk CMOS w-band lna," *IEEE Microwave and Wireless Components Letters*, vol. 25, no. 1, pp. 55–57, Jan 2015.
- [89] T. Yao, M. Q. Gordon, K. K. W. Tang, K. H. K. Yau, M. Yang, P. Schvan, and S. P. Voinigescu, "Algorithmic design of CMOS lnas and pas for 60-GHz radio," *IEEE Journal of Solid-State Circuits*, vol. 42, no. 5, pp. 1044–1057, May 2007.
- [90] Yue and Wong, "On-chip spiral inductors with patterned ground shields for si-based RF ic's," in *Symposium 1997 on VLSI Circuits*, June 1997, pp. 85–86.
- [91] J. C. Rautio, J. D. Merrill, and M. J. Kobasa, "Efficient electromagnetic analysis of spiral inductor patterned ground shields," in *2013 IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (COMCAS 2013)*, Oct 2013, pp. 1–5.
- [92] J. N. Burghartz, "Progress in RF inductors on silicon-understanding substrate losses," in *International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217)*, Dec 1998, pp. 523–526.
- [93] Nga Phuong Pham, P. M. Sarro, K. T. Ng, and J. N. Burghartz, "Ic-compatible two-level bulk micromachining process module for RF silicon technology," *IEEE Transactions on Electron Devices*, vol. 48, no. 8, pp. 1756–1764, Aug 2001.
- [94] "ADS Documentation: Electromagnetics," <http://keysight.com>, accessed: 2020-01-06.
- [95] P. You and T. Huang, "A switched inductor topology using a switchable artificial grounded metal guard ring for wide-ftr mmw vco applications," *IEEE Transactions on Electron Devices*, vol. 60, no. 2, pp. 759–766, Feb 2013.
- [96] B. Leite, "Design and modeling of mm-wave integrated transformers in CMOS and BiCMOS technologies," 2012.
- [97] H. Krishnaswamy and H. Hashemi, "Inductor- and transformer-based integrated RF oscillators: A comparative study," in *IEEE Custom Integrated Circuits Conference 2006*, Sep. 2006, pp. 381–384.

- [98] T. O. Dickson, M. LaCroix, S. Boret, D. Gloria, R. Beerkens, and S. P. Voinigescu, "30-100-GHz inductors and transformers for millimeter-wave (Bi)CMOS integrated circuits," *IEEE Transactions on Microwave Theory and Techniques*, vol. 53, no. 1, pp. 123–133, Jan 2005.
- [99] M. Kraemer, D. Dragomirescu, and R. Plana, "Accurate electromagnetic simulation and measurement of millimeter-wave inductors in bulk CMOS technology," in *2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)*, Jan 2010, pp. 61–64.
- [100] M. Vigilante and P. Reynaert, "20.10 a 68.1-to-96.4 GHz variable-gain low-noise amplifier in 28 nm CMOS," in *2016 IEEE International Solid-State Circuits Conference (ISSCC)*, Jan 2016, pp. 360–362.
- [101] H. Yen, G. Huang, Y. J. Shiao, and F. Huang, "A compact millimeter-wave broadband stacked coupled balun," in *2012 Asia Pacific Microwave Conference Proceedings*, Dec 2012, pp. 992–994.
- [102] K. G. Kjelgård and T. S. Lande, "Design of 24 GHz uwb CMOS ir-uwb transmitter with on-chip balun," in *2012 IEEE International Conference on Ultra-Wideband*, Sep. 2012, pp. 320–323.
- [103] M. Ercoli, M. Kraemer, D. Dragomirescu, and R. Plana, "An ultra small passive balun for 60 GHz applications in CMOS 65 nm technology," in *Proceedings of the 8th IEEE International NEWCAS Conference 2010*, June 2010, pp. 329–332.
- [104] S. Chakraborty, L. E. Milner, L. T. Hall, A. Parker, and M. Heimlich, "A 30–60 GHz sige transformer balun with offset radii coils for low amplitude and phase imbalance," in *2017 IEEE MTT-S International Microwave Symposium (IMS)*, June 2017, pp. 1278–1281.
- [105] T. Li and H. Wang, "A millimeter-wave fully integrated passive reflection-type phase shifter with transformer-based multi-resonance loads for 360 phase shifting," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 4, pp. 1406–1419, April 2018.
- [106] D. Ozis, J. Paramesh, and D. J. Allstot, "Analysis and design of lumped-element quadrature couplers with lossy passive elements," in *2006 IEEE International Symposium on Circuits and Systems*, May 2006, pp. 4 pp.–2320.
- [107] N. Mazor, O. Katz, R. Ben-Yishay, D. Liu, A. V. Garcia, and D. Elad, "Sige based ka-band reflection type phase shifter for integrated phased array transceivers," in *2016 IEEE MTT-S International Microwave Symposium (IMS)*, May 2016, pp. 1–4.
- [108] H. Krishnaswamy, A. Valdes-Garcia, and J. Lai, "A silicon-based, all-passive, 60 GHz, 4-element, phased-array beamformer featuring a differential, reflection-type phase shifter," in *2010 IEEE International Symposium on Phased Array Systems and Technology*, 2010, pp. 225–232.
- [109] Z. Iskandar, J. Lugo-Alvarez, A. Bautista, E. Pistono, F. Podevin, V. Puyal, A. Siligaris, and P. Ferrari, "A 30–50 GHz reflection-type phase shifter based on slow-wave coupled lines in BiCMOS 55 nm technology," in *2016 46th European Microwave Conference (EuMC)*, 2016, pp. 1413–1416.
- [110] J. S. Park and H. Wang, "A fully differential ultra-compact broadband transformer-based wilkinson power divider," *IEEE Microwave and Wireless Components Letters*, vol. 26, no. 4, pp. 255–257, April 2016.
- [111] J. Kim and G. M. Rebeiz, "Miniature four-way and two-way 24 GHz wilkinson power dividers in 0.13 μm CMOS," *IEEE Microwave and Wireless Components Letters*, vol. 17, no. 9, pp. 658–660, Sep. 2007.
- [112] H. Oh, J. Lim, J. Lee, E. Lee, J. Lee, S. K. Choi, C. W. Byeon, J. H. Son, J. H. Lee, and C. Kim, "28 GHz wilkinson power divider with $1/6$ transmission lines in 65 nm

- CMOS technology,” in *2016 46th European Microwave Conference (EuMC)*, Oct 2016, pp. 206–209.
- [113] P. Haldi, D. Chowdhury, P. Reynaert, G. Liu, and A. M. Niknejad, “A 5.8 GHz 1 v linear power amplifier using a novel on-chip transformer power combiner in standard 90 nm CMOS,” *IEEE Journal of Solid-State Circuits*, vol. 43, no. 5, pp. 1054–1063, May 2008.
- [114] S. Yoo, J. S. Walling, E. Woo, and D. J. Allstot, “A power-combined switched-capacitor power amplifier in 90 nm CMOS,” in *2011 IEEE Radio Frequency Integrated Circuits Symposium*, June 2011, pp. 1–4.
- [115] U. Kodak and G. M. Rebeiz, “Bi-directional flip-chip 28 GHz phased-array core-chip in 45 nm CMOS SOI for high-efficiency high-linearity 5G systems,” in *2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, June 2017, pp. 61–64.
- [116] K. Kim, K. H. Ahn, T. H. Lim, H. C. Park, and J. Yu, “A 60 GHz wideband phased-array lna with short-stub passive vector generator,” *IEEE Microwave and Wireless Components Letters*, vol. 20, no. 11, pp. 628–630, Nov 2010.
- [117] V. Bhagavatula, T. Zhang, A. R. Suvarna, and J. C. Rudell, “An ultra-wideband IF millimeter-wave receiver with a 20 GHz channel bandwidth using gain-equalized transformers,” *IEEE Journal of Solid-State Circuits*, vol. 51, no. 2, pp. 323–331, Feb 2016.
- [118] P. Qin and Q. Xue, “Compact wideband lna with gain and input matching bandwidth extensions by transformer,” *IEEE Microwave and Wireless Components Letters*, vol. 27, no. 7, pp. 657–659, July 2017.
- [119] H. Yeh, C. Chiong, S. Aloui, and H. Wang, “Analysis and design of millimeter-wave low-voltage CMOS cascode lna with magnetic coupled technique,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 60, no. 12, pp. 4066–4079, Dec 2012.
- [120] B. Huang, K. Lin, and H. Wang, “Millimeter-wave low power and miniature CMOS multicascade low-noise amplifiers with noise reduction topology,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 57, no. 12, pp. 3049–3059, Dec 2009.
- [121] M. Varonen, M. Karkkainen, M. Kantanen, and K. A. I. Halonen, “Millimeter-wave integrated circuits in 65-nm CMOS,” *IEEE Journal of Solid-State Circuits*, vol. 43, no. 9, pp. 1991–2002, Sep. 2008.
- [122] F. Ellinger, “26-42 GHz SOI CMOS low noise amplifier,” *IEEE Journal of Solid-State Circuits*, vol. 39, no. 3, pp. 522–528, March 2004.
- [123] H. Hashemi and A. Hajimiri, “Concurrent multiband low-noise amplifiers-theory, design, and applications,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 50, no. 1, pp. 288–301, Jan 2002.
- [124] M. Gustafsson, A. Parssinen, P. Bjorksten, M. Makitalo, A. Uusitalo, S. Kallioinen, J. Hallivuori, P. Korpi, S. Rintamaki, I. Urvas, T. Saarela, and T. Suhonen, “A low noise figure 1.2-v CMOS gps receiver integrated as a part of a multimode receiver,” in *2006 Proceedings of the 32nd European Solid-State Circuits Conference*, Sep. 2006, pp. 78–81.
- [125] F. U. Haq, M. Englund, K. Stadius, M. Kosunen, J. Rynänen, K. Koli, and K. B. Östman, “A wideband blocker-resilient direct receiver with selective input-impedance matching,” in *2017 IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2017, pp. 1–4.
- [126] T. Georgantas and et. al, “9.1 a 13mm² 40 nm multiband gsm/edge/hspa+/tdscdma/lte transceiver,” in *2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, Feb 2015, pp. 1–3.
- [127] N. T. Tchamov, S. S. Broussev, I. S. Uzunov, and K. K. Rantala, “Dual-band lc vco architecture with a fourth-order resonator,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 54, no. 3, pp. 277–281, March 2007.

- [128] M. Shahmohammadi, M. Babaie, and R. B. Staszewski, "Tuning range extension of a transformer-based oscillator through common-mode colpitts resonance," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 4, pp. 836–846, April 2017.
- [129] Q. Wu, "Analysis and design of wide tuning range low phase noise mm-wave lc-vcos," Ph.D. dissertation, 2013.
- [130] P. Qin and Q. Xue, "Compact wideband lna with gain and input matching bandwidth extensions by transformer," *IEEE Microwave and Wireless Components Letters*, vol. 27, no. 7, pp. 657–659, July 2017.

Original publications

- I R. A. Shaheen, R. Akbar, A. Sethi, J. P. Aikio, T. Rahkonen and A. Pärssinen, "A 45nm CMOS SOI, four element phased array receiver supporting two MIMO channels for 5G," 2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC), Linköping, 2017, pp. 1-4
- II Shaheen, R.A., Akbar, R., Sethi, A. et al. A fully integrated 42 element CMOS RF phased array receiver for 5G. *Analog Integr Circ Sig Process* 98, 429–440 (2019)
- III R. A. Shaheen et al., "A simultaneous wideband impedance matching and bandpass filtering technique using NUTL segments at 15 GHz," 2018 IEEE Topical Conference on Wireless Sensors and Sensor Networks (WiSNet), Anaheim, CA, 2018, pp. 70-72
- IV R. A. Shaheen, R. Akbar, T. Rahkonen, J. Aikio, A. Sethi and A. Pärssinen, "A Differential Reflection-Type Phase Shifter Based on CPW Coupled-Line Coupler in 45nm CMOS SOI," 2019 16th International Symposium on Wireless Communication Systems (ISWCS), Oulu, Finland, 2019, pp. 558-561
- V R. A. Shaheen, T. Rahkonen, R. Akbar, A. Sethi and A. Pärssinen, "A Fully Differential Single-Stage Four-way mmWave Power Combiner for Phased Array 5G Systems," 2019 16th International Symposium on Wireless Communication Systems (ISWCS), Oulu, Finland, 2019, pp. 562-565
- VI R. A. Shaheen, T. Rahkonen, R. Akbar, J. P. Aikio, A. Sethi and A. Pärssinen, "Layout Optimization Techniques for r_g and f_{max} of Cascode Devices for mm Wave Applications," 2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC), Helsinki, Finland, 2019, pp. 1-4
- VII Shaheen, R.A., Rahkonen, T. Pärssinen, A. Design of a 40 GHz low noise amplifier using multigate technique for cascode devices. *Analog Integr Circ Sig Process* 105, 347–357 (2020)
- VIII R. A. Shaheen, T. Rahkonen and A. Pärssinen, "Millimeter-wave Frequency Reconfigurable Low Noise Amplifiers for 5G," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 68, no. 2, pp. 642-646, Feb. 2021

Reprinted with permission from IEEE (I, III, IV, V, VI, VIII) and Springer (II, VII)

Original publications are not included in the electronic version of the dissertation.

794. Oppenlaender, Jonas (2021) Crowdsourcing creative work
795. Kimbi Yaah, Velma Beri (2021) Development of novel biomass-based materials for the treatment of emerging contaminants in water
796. Liu, Chen-Feng (2021) Resource allocation for ultra-reliable and low-latency 5G communication
797. Kilpijärvi, Joni (2021) RF-microwave sensor development for cell and human in vitro and ex vivo monitoring
798. Huikari, Jaakko (2021) 2D CMOS SPAD array techniques in 1D pulsed TOF distance measurement applications
799. Peyvasteh, Motahareh (2021) Polarimetric and spectral imaging approaches for quantitative characterization of inhomogeneous scattering media including biotissues
800. Shehab, Mohammad (2021) Energy efficient QoS provisioning and resource allocation for machine type communication
801. Jounila, Henri (2021) Integroidulla HSEQ-johtamisella kokonaisvaltaista yritys vastuullisuutta : tapaustutkimuksia yritysten työturvallisuuden ja HSEQ:n kehittämisestä
802. Nellattukuzhi Sreenivasan, Harisankar (2021) Synthesis and alkali activation of Magnesium-rich aluminosilicates
803. Kallio, Johanna (2021) Unobtrusive stress assessment in knowledge work using real-life environmental sensor data
804. Meriö, Leo-Juhani (2021) Observations and analysis of snow cover and runoff in boreal catchments
805. Lovén, Lauri (2021) Spatial dependency in Edge-native Artificial Intelligence
806. Törmänen, Matti (2021) Improved analysis of tube flow fractionation data for measurements in the pulp and paper industry
807. Rusanen, Annu (2021) Catalytic conversion of sawdust-based sugars into 5-hydroxymethylfurfural and furfural
808. Yaraghi, Navid (2021) Analyzing human impacts on the quality and quantity of river water
809. Tarakanchikova, Yana (2021) Multilayered polyelectrolyte assemblies as delivery system for biomedical applications

S E R I E S E D I T O R S

A
SCIENTIAE RERUM NATURALIUM
University Lecturer Tuomo Glumoff

B
HUMANIORA
University Lecturer Santeri Palviainen

C
TECHNICA
Postdoctoral researcher Jani Peräntie

D
MEDICA
University Lecturer Anne Tuomisto

E
SCIENTIAE RERUM SOCIALIUM
University Lecturer Veli-Matti Ulvinen

E
SCRIPTA ACADEMICA
Planning Director Pertti Tikkanen

G
OECONOMICA
Professor Jari Juga

H
ARCHITECTONICA
Associate Professor (tenure) Anu Soikkeli

EDITOR IN CHIEF
University Lecturer Santeri Palviainen

PUBLICATIONS EDITOR
Publications Editor Kirsti Nurkkala

ISBN 978-952-62-3115-0 (Paperback)
ISBN 978-952-62-3116-7 (PDF)
ISSN 0355-3213 (Print)
ISSN 1796-2226 (Online)